Fremont Micro Devices

# FT62F08 Data Sheet 

Key Features
8-bit EEPROM-based RISC MCU
Program: 8k x 14; RAM: 1k x 8; Data: $256 \times 8$
16/20/24/28/32 Pins
12-bit high accuracy ADC
4 Timers, 7 Individual PWMs - 3 with Deadband
15 high reliability Touch Keys
SPI, I2C, USART
Low Standby, WDT and Operating Current POR, LVR, LVD - Single Input Comparator

Selectable Source and Sink Current
High ESD, High EFT
Low $\mathrm{V}_{\mathrm{DD}}$ Operating Voltage
Tunable HIRC

## 8-bit CPU (EEPROM)

- 49 RISC instructions:

1T, 2T or 4T

- 16 MHz / 1 T $\left(V_{D D} \geq 2.7\right)$
- Up to 32 pins


## Memory

- PROGRAM: $8 \mathrm{k} \times 14$ bit
(R/W Protect)
- DATA: $256 \times 8$ bits
- RAM: 1k x 8 bits
- 16-level Hardware Stack
- Sector encryption, support IAP


## Operation Conditions (5V, $25^{\circ} \mathrm{C}$ )

- $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{POR}} \leq 1.9 \mathrm{~V}\right)$
$V_{\text {POR }}-5.5 \mathrm{~V}$
(Self-regulated by POR, $\leq 1.7 \mathrm{~V}$ for above $0^{\circ} \mathrm{C}$ )
- Operation temperature Grade $1^{-} 40-{ }^{+} 125^{\circ} \mathrm{C}$
- Operation temperature Grade $2^{-} 40-{ }^{+} 105^{\circ} \mathrm{C}$
- Operation temperature Grade $3^{-} 40-{ }^{+} 85^{\circ} \mathrm{C}$
- Low Standby
- WDT
- Normal Mode (16 MHz / 1T)
$0.2 \mu \mathrm{~A}$
$2.9 \mu \mathrm{~A}$
$276 \mu \mathrm{~A} / \mathrm{mips}$


## High Reliability

- 1 M cycles of erasures
(typical)
- > 20 years $/ 85^{\circ} \mathrm{C}$ storage
(typical)
- ESD > $8 \mathrm{kV}, \mathrm{EFT}>5.5 \mathrm{kV}$


## ADC (12-bit)

- 12-bit accuracy ( $\leq 4 \mathrm{MHz}$ ADC clock)
- $8+1$ channels
- $\mathrm{V}_{\mathrm{ADC}}$-REF
$\checkmark$ Internal: 0.5, 2.0, 3.0, $\mathrm{V}_{\mathrm{DD}}$
$\checkmark$ External: +, - optional
- Automatic threshold comparison
- Automatic calibration


## PWM (Total 7)

- Support RUN in SLEEP
- 7 capture /compare/PWM channels:
$\checkmark$ Independent: Duty Cycle, Polarity
- 3 channels (up to 6 I/Os):
$\checkmark$ Complementary + Deadband
- Auto Fault-Breaking (I/O, LVD, ADC)
- Edge-aligned, Center-aligned
- One-Pulse mode


## Timers

- WDT (16-bit) : 3-bit prescaler
- Timer1 (16-bit) : 16-bit prescaler
- Timer2 (16-bit) : 4-bit prescaler
- Timer4 (8-bit) : 3-bit prescaler
- Auto-reloading
- Support RUN in SLEEP
- Sysclk, LIRC, 1 or $2 x$ \{HIRC, Crystal, EC $\}$


## TOUCH

- Up to 15 touch keys, support waterproof function


## Communication Interface

- SPI, I2C, USART


## I/O PORTS (Up to 30 I/O)

- Resistive Pull-Up/Pull-Down
- Open-Drain
- 30 I/O I ISOURCE: 2,4 , 14 or $26 \mathrm{~mA}\left(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\right)$
- $30 \mathrm{I} / \mathrm{O} \mathrm{I}_{\mathrm{SINk}}$ : $\quad 53$ or $62 \mathrm{~mA}\left(5 \mathrm{~V}, 25^{\circ} \mathrm{C}\right)$
- 30 I/Os: Interrupt/Wakeup

Power Management

- SLEEP
- LVR: 2.0, 2.2, 2.5, 2.8, 3.1, 3.6, 4.1 (V)
- LVD: 2.0, 2.4, 2.8, 3.0, 3.6, 4.0
(LVD also functions as a single input comparator.)


## System Clock (SysClk)

- HIRC High Speed Internal Oscillator
$\checkmark 16 \mathrm{MHz}< \pm 1 \%$ typical $\left(2.5 \mathrm{~V}, 25^{\circ} \mathrm{C}\right)$
$\checkmark$ Tunable
$\checkmark$ 1, 2, 4, 8, 16, 32, 64, 128 divider
- LIRC Low Power Internal Oscillator
$\checkmark 32 \mathrm{kHz}$ or 256 kHz
- External Clock (I/O input)
- LP/XT crystal input
$\checkmark$ HIRC or LIRC during startup
$\checkmark$ Fail-Safe Clock Monitor(FSCM)


## Other Features (Welecome to enquire)

- $1 / 2 \mathrm{~V}_{\mathrm{DD}}$ LCD bias


## Integrated Development Environment (IDE)

- On-Chip Debug (OCD), ISP
- 3 hardware breakpoints
- System-Reset, Stop, Single Step, Run.etc


## Packages

- SOP16 TSSOP20 SOP20 SOP24 TSSOP24 SOP28 LQFP32


## PARTS INFORMATION AND SELECTIONS

| Part Number | Number of I/O | Package |
| :---: | :---: | :---: |
| FT62F083-ab | 14 | SOP16 |
| FT62F085E-Tab | 18 | TSSOP20 |
| FT62F085E- |  | SOP20 |
| FT62F086E- Tab | 22 | TSSOP24 |
| FT62F086E- ${ }^{\text {ab }}$ |  | SOP24 |
| FT62F087A-ab | 26 | SOP28 |
| FT62F087B-ab |  |  |
| FT62F087F-ab |  |  |
| FT62F087D-ab |  |  |
| FT62F088E- Lab | 30 | LQFP32 |
| $\text { Where } \begin{aligned} \underline{\mathrm{a}} & =\mathrm{R} ; \text { RoHS } \\ & =\mathrm{G} ; \text { Green } \end{aligned}$ | $\begin{aligned} \underline{\mathrm{b}} & =\mathrm{B} ; \text { Tube } \\ & =\mathrm{T} ; \mathrm{T} \& \mathrm{R} \end{aligned}$ |  |



MCU Part Number Selections

## Revision History

| Date | Revision | Description |
| :---: | :---: | :--- |
| $2021-02-24$ | 1.08 | Preliminary version |
| $2021-09-15$ | 2.00 | Complete overhauled register table, updated MCU Part Number Selections |
| $2021-10-22$ | 2.01 | Updated Oscillator modules, summary of USART interface related registers |
|  | 2.02 | 1. Add the following models: <br> FT62F087G-RB (pins are the same as FT62F087A-RB) <br> FT62F087F-RB (pins are the same as FT62F087B-RB) <br> FT62F088E-NRB (pins are the same as FT62F088-NRB) <br> 2. Remove the following models: <br> FT62F085-RB, FT62F085A-TRB, FT62F086-RB, FT62F086-TRB, <br> FT62F087-RB, FT62F088-LRB |
| $2021-10-29$ | 2.03 | 1. Complete overhauled version (Too many changes to list. Please <br> dis-regard preliminary version) <br> 2. Remove FT62F087G-RB and FT62F088E-NRB |
| $2022-08-25$ | 2.04 | Updated Section 4 System Reset |
| $2023-06-21$ | 2.05 | Remove FT62F088-NRB; updated program example in Section 10; updated <br> SOP16 packaging information; typo correction |

## Contents

1. BLOCK DIAGRAM AND PINOUTS ..... 9
1.1. Pinouts ..... 10
1.2. Pin Description by Functions ..... 13
2. I/O PORTS ..... 17
2.1. Summary of I/O PORT Related Registers ..... 21
2.2. Configuring the I/O ..... 26
2.3. Pin Out Priority ..... 27
3. POWER-ON-RESET (POR) ..... 29
3.1. BOOT Sequence ..... 29
4. SYSTEM-RESET ..... 31
4.1. Summary of SYSTEM-RESET Related Registers ..... 32
4.2. Brown-Out Reset (LVR / BOR) ..... 32
4.3. Illegal Instruction Reset. ..... 33
4.4. Software Reset ..... 33
4.5. Stack Overflow/Underflow Reset ..... 33
4.6. EMC Reset. ..... 33
4.7. Watch Dog Timer (WDT) Reset ..... 33
4.8. External I/O System-Reset/MCLRB ..... 34
4.9. Detect the Type of Last Reset ..... 34
5. LOW VOLTAGE DETECT / COMPARATOR (LVD) ..... 36
5.1. Summary of LVD Related Registers ..... 36
6. OSCILLATORS and SYSCLK ..... 37
6.1. Summary of Oscillator Modules Related Registers ..... 38
6.2. Internal Clock Modes (HIRC and LIRC) ..... 41
6.3. External Clock Modes ..... 43
6.3.1. EC mode ..... 43
6.3.2. LP and XT modes ..... 43
6.4. HIRC, LIRC and EC inter-switching ..... 45
7. TIMERS ..... 46
7.1. Watch Dog Timer (WDT) ..... 46
7.1.1. Summary of WDT Related Registers ..... 47
7.1.2. Configuration and using the WDT ..... 48
7.2. Advanced TIMER1 ..... 49
7.2.1. Summary of Timer1 Related Registers ..... 50
7.2.2. Counting basic units ..... 65
7.2.3. Clock/Trigger Controller ..... 70
7.2.4. Capture/Compare Channels ..... 74
7.3. General-purpose TIMER2 ..... 86
7.3.1. Summary of Timer2 Related Registers ..... 87
7.3.2. Counting basic units ..... 96
7.3.3. Capture / Compare Channel ..... 99
7.4. Basic TIMER4 ..... 102
7.4.1. Summary of Timer4 Related Registers ..... 103
8. SLEEP (POWER-DOWN) ..... 106
8.1. Enter SLEEP ..... 106
8.2. Wake Up from SLEEP ..... 107
9. INTERRUPTS ..... 109
9.1. Summary of Interrupt Related Registers ..... 111
9.2. External pin interrupt ..... 120
10. Data EEPROM and Program PROM ..... 121
10.1. Summary of DATA EEPROM and PROM Related Registers ..... 121
10.2. DATA EEPROM ..... 123
10.2.1 Write DATA EEPROM ..... 123
10.2.2 Read DATA EEPROM ..... 125
10.2.3 Auto-erase ..... 125
10.3 Program PROM ..... 126
10.3.1 Erase Program PROM ..... 126
10.3.2 Write Program PROM ..... 127
10.3.3 Read Program PROM. ..... 129
10.4 . Read BOOT Register UCFGx ..... 130
11. 12-bit ADC ..... 131
11.1. Summary of ADC Related Registers ..... 132
11.2. ADC Configuration ..... 136
11.2.1. ADC Trigger and Delay Configuration ..... 138
11.2.2. ADC Aborts Conversion ..... 140
11.2.3. Threshold Comparison ..... 140
11.2.4. Interrupt ..... 140
11.3. Sample-and-hold time ..... 141
11.4. Minimum sampling time ..... 141
11.5. Example of ADC Conversion Steps ..... 142
12. SPI INTERFACE ..... 145
12.1. Summary of SPI Related Register ..... 147
12.2. SPI Configuration ..... 152
12.2.1. Communication Clock SCK ..... 152
12.2.2. Data Processing ..... 153
12.2.3. Hardware CRC Check ..... 154
12.2.4. Wake-up from SLEEP in slave mode ..... 156
13. I2C INTERFACE ..... 157
13.1. Summary of I2C interface related registers ..... 158
13.2. I2C Configuration ..... 164
13.2.1. Master Transmitting Mode ..... 165
13.2.2. Master Receiving mode ..... 166
13.2.3. Slave Transmitting Mode ..... 166
13.2.4. Slave Receiving Mode ..... 167
13.2.5. General Call ..... 168
14. USART INTERFACE ..... 169
14.1. Summary of USART Interface Related Registers ..... 170
14.2. USART function ..... 176
14.2.1. Asynchronous Operating Mode ..... 176
14.2.2. Synchronous Operating Mode ..... 178
14.2.3. Infrared Operating Mode ..... 178
14.2.4. Smart Card Mode ..... 179
14.2.5. LIN Master Mode ..... 179
14.2.6. Multiprocessor Communication Mode ..... 180
14.2.7. Automatic baud rate detection ..... 181
15. TOUCH ..... 183
16. MEMORY READ / WRITE PROTECTON ..... 184
17. SPECIAL FUNCTION REGISTERS (SFR) ..... 185
17.1. Boot Level Registers ..... 185
17.2. User Registers ..... 188
17.3. STATUS register ..... 203
17.4. Stack ..... 203
17.5. Indirect addressing ..... 204
17.5.1. Conventional data memory ..... 205
17.5.2. Linear data memory ..... 206
17.5.3. Flash program memory. ..... 206
18. INSTRUCTION SET ..... 208
18.1. Read-Modify-Write (RMW) Instructions ..... 210
18.2. Instruction details ..... 212
19. ELECTRICAL SPECIFICATIONS ..... 222
19.1. Limit Parameters ..... 222
19.2. Operation Characteristics ..... 222
19.3. POR, LVR, LVD ..... 223
19.4. I/O PORTS ..... 224
19.5. Operating Current ( $\mathrm{I}_{\mathrm{DD}}$ ) ..... 224
19.6. Internal Oscillators ..... 225
19.7. ADC (12bit) and ADC VREF ..... 225
19.8. Program and Data EEPROM ..... 227
19.9. EMC characteristics ..... 227
20. Characterization Graphs ..... 228
21. PACKAGING INFORMATION ..... 234
22. Appendix : Register Types ..... 241
Contact Information ..... 242

## 1. BLOCK DIAGRAM AND PINOUTS



Figure 1-1 System Block Diagram

The list of standard abbreviations is as follows:

| Abbreviation |  |
| :--- | :--- |
| CPU | Central Processing Unit |
| SFR | Special Function Registers |
| SRAM | Static Random Access Memory |
| DROM | Data EEPROM |
| PROM | Program EEPROM |
| Timers | WDT, Timer1, Timer2, Timer4 |
| PWM | Pulse Width Modulator |
| ADC | Analog to Digital Converter |
| LVD | Low Voltage Detect / comparator |
| Touch | Touch |
| SPI | Serial Peripheral Interface |
| USART | Universal Synchronous Asynchronous Receiver Transmitter |
| I2C | Inter-Integrated Circuit |
| OCD | On Chip Debug |
| I/O | Input / Output |

### 1.1. Pinouts



Figure 1-2 SOP16


Figure 1-3 SOP20 / TSSOP20


Figure 1-4 SOP24 / TSSOP24


Figure 1-5 SOP28 (A) ${ }^{1}$

| ADC_ETR/TIM2_CH2/AN5/KEY1/PA4 $\square$ | 1 |  | 8 | $\square \mathrm{PA} 3 / \mathrm{AN} 6 / \mathrm{TIM1}$ 1_CH2N |
| :---: | :---: | :---: | :---: | :---: |
| TIM2_CH1/USART_CK/KEY2/PA5 $\square$ | 2 |  | 7 | $\square$ PD4/[TIM1_BKIN]/[CLKO] |
| USART_TX/AN4/KEY3/PA6 $\square$ | 3 |  | 6 | $\square$ PA2/ISPCLK/[I2C_SCL]/[USART_RX] |
| ELVDO/USART_RX/AN3/KEY4/PA7 $\square$ | 4 |  | 5 | $\square$ PB6/VREFN/ISPDAT/[USART_TX]/[I2C_SDA] |
| [TIM1_CH4]/KEY5/PD5 $\square$ | 5 |  | 4 | $\square \mathrm{VDD}$ |
| TIM1_CH1N/MCLRB/ELVD1/AN2/KEY6/PC0 | 6 |  | 3 | $\square$ PA1/SPI_MISO/TIM1_CH2 |
| ELVD2/[SPI_MISO]/OSC1/AN1/KEY7/PC1 $\square$ | 7 | FT62F087B-RB 2 |  | $\square$ PA0/SPI_MOSI/TIM1_CH1 |
| ELVD3/[SPI_MOSI]/OSC2/AN0/KEY8/PB7 $\square$ | 8 | FT62F087F-RB | 1 | $\square$ GND |
| TIM1_CH3/KEY9/PB4 | 9 |  | 0 | $\square$ PB0/SPI_SCK/TIM1_CH3N/[TIM2_CH1] |
| KEY10/PC3 | 1 |  | 9 | $\square$ PB1/AN7/TIM1_CH4/CLKO |
| TIM1_BKIN/2C_SDA/KEY11/PB3 | 1 |  | 8 | $\square \mathrm{PD} 3 /[\mathrm{TIM1}$ 1_CH3]/[SPI_SCK] |
| [ADC_ETR]/2C_SCL/KEY12/PB2 | 1 |  | 7 | PD1/[TIM1_CH1]/[USART_CK] |
| TIM1_ETR/KEY13/PC4 | 1 |  | 6 | $\square$ PDO/[SPI_NSS] |
| [TIM1_CH3N]/KEY14/PC5 | 1 |  | 15 | $\square \mathrm{PC6} / \mathrm{KEY} 15$ [TIM1_CH2N] |

Figure 1-6 SOP28 (B)


Figure 1-7 SOP28 (C)

[^0]

Figure 1-8 LQFP $32 ~_{2}{ }^{2}$

[^1]
### 1.2. Pin Description by Functions

| Function | Description | Name | GPIO equiv. | $\begin{gathered} 16 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 20 \\ \text { pins } \end{gathered}$ | $24$ <br> pins | 28(A) pins | 28(B) pins | $28(C)$ <br> pins | $\begin{gathered} 32 \\ \text { pins } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power |  | VDD |  | 16 | 10 | 24 | 28 | 24 | 14 | 6 |
|  |  | GND |  | 1 | 9 | 1 | 1 | 21 | 13 | 4 |
| GPIO | Pull-Up <br> Pull-Down, <br> Digital Input, <br> Digital <br> Output | PD5 |  |  | 5 |  | 23 | 5 | 5 | 32 |
|  |  | PD4 |  |  |  |  | 16 | 27 | 27 | 25 |
|  |  | PD3 |  |  | 17 | 11 | 11 | 18 | 21 | 20 |
|  |  | PD2 |  |  |  | 10 | 10 |  | 20 | 19 |
|  |  | PD1 |  |  | 16 | 9 | 9 | 17 | 19 | 18 |
|  |  | PD0 |  |  |  |  |  | 16 | 18 | 17 |
|  |  | PC7 |  |  |  |  | 8 |  |  | 16 |
|  |  | PC6 |  | 8 | 14 | 8 | 7 | 15 | 17 | 15 |
|  |  | PC5 |  | 7 |  | 7 | 6 | 14 | 16 | 14 |
|  |  | PC4 |  | 6 |  | 6 | 5 | 13 | 15 | 13 |
|  |  | PC3 |  | 3 |  |  |  | 10 | 10 | 10 |
|  |  | PC2 |  |  |  |  |  |  |  | 8 |
|  |  | PC1 |  | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  |  | PC0 |  | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
|  |  | PB7 |  |  | 8 | 22 | 26 | 8 | 8 | 3 |
|  |  | PB6 |  | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  |  | PB5 |  |  | 11 | 2 | 2 |  |  | 7 |
|  |  | PB4 |  | 2 |  | 3 |  | 9 | 9 | 9 |
|  |  | PB3 |  | 4 | 12 | 4 | 3 | 11 | 11 | 11 |
|  |  | PB2 |  | 5 | 13 | 5 | 4 | 12 | 12 | 12 |
|  |  | PB1 |  | 9 | 15 | 12 | 12 | 19 | 22 | 21 |
|  |  | PB0 |  |  |  | 13 | 13 | 20 |  | 22 |
|  |  | PA7 |  | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | PA6 |  |  | 3 | 18 | 21 | 3 | 3 | 30 |
|  |  | PA5 |  | 11 | 2 |  | 20 | 2 | 2 | 29 |
|  |  | PA4 |  |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  |  | PA3 |  |  |  |  | 18 | 28 | 25 | 27 |
|  |  | PA2 |  | 10 | 18 | 16 | 17 | 26 | 26 | 26 |
|  |  | PA1 |  |  | 19 | 15 | 15 | 23 | 24 | 24 |
|  |  | PA0 |  |  |  | 14 | 14 | 22 | 23 | 23 |
| ISPDebugger | ISP-Data | ISPDAT | PB6 | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  | ISP-CLK | ISPCLK | PA2 | 10 | 18 | 16 | 17 | 26 | 26 | 26 |


| Function | Description | Name | GPIO equiv. | $\begin{gathered} \hline 16 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 20 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 24 \\ \text { pins } \end{gathered}$ | 28(A) pins | 28(B) pins | $\begin{gathered} 28(\mathrm{C}) \\ \text { pins } \end{gathered}$ | $\begin{gathered} \hline 32 \\ \text { pins } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External reset | Pull-Up | /MCLRB | PC0 | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
| LVD | Input | ELVD0 | PA7 | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | ELVD1 | PC0 | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
|  |  | ELVD2 | PC1 | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  |  | ELVD3 | PB7 |  | 8 | 22 | 26 | 8 | 8 | 3 |
| Clock | Output | CLKO | PB1 | 9 | 15 | 12 | 12 | 19 | 22 | 21 |
|  |  | [CLKO] | PD4 |  |  |  | 16 | 27 | 27 | 25 |
|  | OSC+ | OSC1 | PC1 | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  | OSC - | OSC2 | PB7 |  | 8 | 22 | 26 | 8 | 8 | 3 |
| Timer1 <br> (Deadband) | PWM1 | TIM1_CH1 | PAO |  |  | 14 | 14 | 22 | 23 | 23 |
|  |  | [TIM1_CH1] | PD1 |  | 16 | 9 | 9 | 17 | 19 | 18 |
|  | /PWM1 | TIM1_CH1N | PC0 | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
|  |  | [TIM1_CH1N] | PC7 |  |  |  | 8 |  |  | 16 |
|  | PWM2 | TIM1_CH2 | PA1 |  | 19 | 15 | 15 | 23 | 24 | 24 |
|  |  | [TIM1_CH2] | PD2 |  |  | 10 | 10 |  | 20 | 19 |
|  | /PWM2 | TIM1_CH2N | PA3 |  |  |  | 18 | 28 | 25 | 27 |
|  |  | [TIM1_CH2N] | PC6 | 8 | 14 | 8 | 7 | 15 | 17 | 15 |
|  | PWM3 | TIM1_CH3 | PB4 | 2 |  | 3 |  | 9 | 9 | 9 |
|  |  | [TIM1_CH3] | PD3 |  | 17 | 11 | 11 | 18 | 21 | 20 |
|  | /PWM3 | TIM1_CH3N | PB0 |  |  | 13 | 13 | 20 |  | 22 |
|  |  | [TIM1_CH3N] | PC5 | 7 |  | 7 | 6 | 14 | 16 | 14 |
|  | PWM4 | TIM1_CH4 | PB1 | 9 | 15 | 12 | 12 | 19 | 22 | 21 |
|  |  | [TIM1_CH4] | PD5 |  | 5 |  | 23 | 5 | 5 | 32 |
|  | PWM <br> Fault-Break Input | TIM1_BKIN | PB3 | 4 | 12 | 4 | 3 | 11 | 11 | 11 |
|  |  | [TIM1_BKIN] | PD4 |  |  |  | 16 | 27 | 27 | 25 |
| Timer2 | PWM5 | TIM2_CH1 | PA5 | 11 | 2 |  | 20 | 2 | 2 | 29 |
|  |  | [TIM2_CH1] | PB0 |  |  | 13 | 13 | 20 |  | 22 |
|  | PWM6 | TIM2_CH2 | PA4 |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  | PWM7 | TIM2_CH3 | PB5 |  | 11 | 2 | 2 |  |  | 7 |
| ADC | Input | AN7 | PB1 | 9 | 15 | 12 | 12 | 19 | 22 | 21 |
|  |  | AN6 | PA3 |  |  |  | 18 | 28 | 25 | 27 |
|  |  | AN5 | PA4 |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  |  | AN4 | PA6 |  | 3 | 18 | 21 | 3 | 3 | 30 |
|  |  | AN3 | PA7 | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | AN2 | PC0 | 13 | 6 | 20 | 24 | 6 | 6 | 1 |


| Function | Description | Name | GPIO <br> equiv. | $\begin{gathered} 16 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 20 \\ \text { pins } \end{gathered}$ | $24$ <br> pins | $28(A)$ <br> pins | $28(\mathrm{~B})$ pins | $28(C)$ <br> pins | $32$ <br> pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AN1 | PC1 | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  |  | AN0 | PB7 |  | 8 | 22 | 26 | 8 | 8 | 3 |
|  |  | ADC_ETR | PA4 |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  | Trigge | [ADC_ETR] | PB2 | 5 | 13 | 5 | 4 | 12 | 12 | 12 |
|  | $\mathrm{V}_{\text {REF- }}$ | VREFN | PB6 | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  | $\mathrm{V}_{\text {REF+ }}$ | VREFP | PB5 |  | 11 | 2 | 2 |  |  | 7 |
| External Pin Interrupt | Low level, <br> Rising edge, <br> Falling edge, <br> Double-edge | PD5 |  |  | 5 |  | 23 | 5 | 5 | 32 |
|  |  | PD4 |  |  |  |  | 16 | 27 | 27 | 25 |
|  |  | PD3 |  |  | 17 | 11 | 11 | 18 | 21 | 20 |
|  |  | PD2 |  |  |  | 10 | 10 |  | 20 | 19 |
|  |  | PD1 |  |  | 16 | 9 | 9 | 17 | 19 | 18 |
|  |  | PD0 |  |  |  |  |  | 16 | 18 | 17 |
|  |  | PC7 |  |  |  |  | 8 |  |  | 16 |
|  |  | PC6 |  | 8 | 14 | 8 | 7 | 15 | 17 | 15 |
|  |  | PC5 |  | 7 |  | 7 | 6 | 14 | 16 | 14 |
|  |  | PC4 |  | 6 |  | 6 | 5 | 13 | 15 | 13 |
|  |  | PC3 |  | 3 |  |  |  | 10 | 10 | 10 |
|  |  | PC2 |  |  |  |  |  |  |  | 8 |
|  |  | PC1 |  | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  |  | PC0 |  | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
|  |  | PB7 |  |  | 8 | 22 | 26 | 8 | 8 | 3 |
|  |  | PB6 |  | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  |  | PB5 |  |  | 11 | 2 | 2 |  |  | 7 |
|  |  | PB4 |  | 2 |  | 3 |  | 9 | 9 | 9 |
|  |  | PB3 |  | 4 | 12 | 4 | 3 | 11 | 11 | 11 |
|  |  | PB2 |  | 5 | 13 | 5 | 4 | 12 | 12 | 12 |
|  |  | PB1 |  | 9 | 15 | 12 | 12 | 19 | 22 | 21 |
|  |  | PB0 |  |  |  | 13 | 13 | 20 |  | 22 |
|  |  | PA7 |  | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | PA6 |  |  | 3 | 18 | 21 | 3 | 3 | 30 |
|  |  | PA5 |  | 11 | 2 |  | 20 | 2 | 2 | 29 |
|  |  | PA4 |  |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  |  | PA3 |  |  |  |  | 18 | 28 | 25 | 27 |
|  |  | PA2 |  | 10 | 18 | 16 | 17 | 26 | 26 | 26 |
|  |  | PA1 |  |  | 19 | 15 | 15 | 23 | 24 | 24 |
|  |  | PA0 |  |  |  | 14 | 14 | 22 | 23 | 23 |
| SPI | SPI_MISO | SPI_MISO | PA1 |  | 19 | 15 | 15 | 23 | 24 | 24 |


| Function | Description | Name | GPIO equiv. | $\begin{gathered} 16 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 20 \\ \text { pins } \end{gathered}$ | $\begin{gathered} 24 \\ \text { pins } \end{gathered}$ | 28(A) pins | 28(B) <br> pins | $\begin{gathered} 28(\mathrm{C}) \\ \text { pins } \end{gathered}$ | $\begin{gathered} 32 \\ \text { pins } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (Open-Drain) | [SPI_MISO] | PC1 | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  | SPI_MOSI | SPI_MOSI | PAO |  |  | 14 | 14 | 22 | 23 | 23 |
|  | (Open-Drain) | [SPI_MOSI] | PB7 |  | 8 | 22 | 26 | 8 | 8 | 3 |
|  | SPI_NSS | SPI_NSS | PB5 |  | 11 | 2 | 2 |  |  | 7 |
|  |  | [SPI_NSS] | PD0 |  |  |  |  | 16 | 18 | 17 |
|  | SPI_SCK | SPI_SCK | PB0 |  |  | 13 | 13 | 20 |  | 22 |
|  |  | [SPI_SCK] | PD3 |  | 17 | 11 | 11 | 18 | 21 | 20 |
| I2C | I2C_Data (Open-Drain) | I2C_SDA | PB3 | 4 | 12 | 4 | 3 | 11 | 11 | 11 |
|  |  | [I2C_SDA] | PB6 | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  | $\begin{aligned} & \text { I2C_SCL } \\ & \text { (Open-Drain) } \end{aligned}$ | I2C_SCL | PB2 | 5 | 13 | 5 | 4 | 12 | 12 | 12 |
|  |  | [I2C_SCL] | PA2 | 10 | 18 | 16 | 17 | 26 | 26 | 26 |
| USART | USART_CK | USART_CK | PA5 | 11 | 2 |  | 20 | 2 | 2 | 29 |
|  |  | [USART_CK] | PD1 |  | 16 | 9 | 9 | 17 | 19 | 18 |
|  | USART_TX (Open-Drain) | USART_TX | PA6 |  | 3 | 18 | 21 | 3 | 3 | 30 |
|  |  | [USART_TX] | PB6 | 15 | 20 | 23 | 27 | 25 | 28 | 5 |
|  | USART_RX | USART_RX | PA7 | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | [USART_RX] | PA2 | 10 | 18 | 16 | 17 | 26 | 26 | 26 |
| TOUCH | Input | KEY1 | PA4 |  | 1 | 17 | 19 | 1 | 1 | 28 |
|  |  | KEY2 | PA5 | 11 | 2 |  | 20 | 2 | 2 | 29 |
|  |  | KEY3 | PA6 |  | 3 | 18 | 21 | 3 | 3 | 30 |
|  |  | KEY4 | PA7 | 12 | 4 | 19 | 22 | 4 | 4 | 31 |
|  |  | KEY5 | PD5 |  | 5 |  | 23 | 5 | 5 | 32 |
|  |  | KEY6 | PC0 | 13 | 6 | 20 | 24 | 6 | 6 | 1 |
|  |  | KEY7 | PC1 | 14 | 7 | 21 | 25 | 7 | 7 | 2 |
|  |  | KEY8 | PB7 |  | 8 | 22 | 26 | 8 | 8 | 3 |
|  |  | KEY9 | PB4 | 2 |  | 3 |  | 9 | 9 | 9 |
|  |  | KEY10 | PC3 | 3 |  |  |  | 10 | 10 | 10 |
|  |  | KEY11 | PB3 | 4 | 12 | 4 | 3 | 11 | 11 | 11 |
|  |  | KEY12 | PB2 | 5 | 13 | 5 | 4 | 12 | 12 | 12 |
|  |  | KEY13 | PC4 | 6 |  | 6 | 5 | 13 | 15 | 13 |
|  |  | KEY14 | PC5 | 7 |  | 7 | 6 | 14 | 16 | 14 |
|  |  | KEY15 | PC6 | 8 | 14 | 8 | 7 | 15 | 17 | 15 |
|  |  | KEY16 | PC7 |  |  |  | $8^{1}$ |  |  | $16^{2}$ |

Table 1-1 Pin description by functions

## 2. I/O PORTS

Up to 30 I/O pins are available depending on the types of package. I/O ports are divided into 4 groups: PORTA (8), PORTB (8), PORTC (8) and PORTD (6). Table 2-1 and Table 2-2 lists the functions of all I/O pins.


Figure 2-1 PORT Block Diagram
All I/O pins have the following functions (Table 2-3 ,Table 2-4):

- Digital Output
- Digital Input
- Weak Pull-Up
- Weak Pull-Down
- Open-Drain (SPI, I2C, USART corresponding PORTs)

In addition, some I/O's have special functions assigned:

1. Burn debugger pins (ISP-Data, ISP-CLK) are hardware internal connection and require no set-up.
2. Some special functions are configured at the IDE and loaded during BOOT (Table 2-8):

- External Clock/ Crystal Oscillator IN
- System External Reset (/MCLRB)
(OSC1, OSC2)

3. All other functions are Instruction Level assigned to the various I/O's. They are divided into 4 categories:
a) Digital Output

- PWM
b) Digital Input


## - PWM Fault Break

- GPIO Interrupt-on-Change
c) Analog Input
- LVD / BOR
- ADC
- TOUCH
d) Communication Interface
- SPI
- USART
- I2C

| Name | ISP <br> Debugger | CLK | Interrupt | PWM | Digital I/O Pull-Up / Pull-Down | Source Current (mA) | Sink Current (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PA0 |  |  | $\sqrt{ }$ | PWM1 | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA1 |  |  | $\checkmark$ | PWM2 | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA2 | CLK |  | $\checkmark$ |  | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA3 |  |  | $\checkmark$ | PWM2N | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA4 |  |  | $\checkmark$ | PWM6 | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA5 |  |  | $\checkmark$ | PWM5 | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PA6 |  |  | $\checkmark$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PA7 |  |  | $\sqrt{ }$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PB0 |  |  | $\checkmark$ | PWM3N | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PB1 |  | Output | $\sqrt{ }$ | PWM4 | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PB2 |  |  | $\sqrt{ }$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PB3 |  |  | $\checkmark$ | BKIN | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PB4 |  |  | $\checkmark$ | PWM3 | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PB5 |  |  | $\checkmark$ | PWM7 | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PB6 | DATA |  | $\checkmark$ |  | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PB7 |  | OSC- | $\sqrt{ }$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PC0 |  |  | $\checkmark$ | PWM1N | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PC1 |  | OSC+ | $\checkmark$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PC2 |  |  | $\checkmark$ |  | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PC3 |  |  | $\checkmark$ |  | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PC4 |  |  | $\checkmark$ |  | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PC5 |  |  | $\checkmark$ | [PWM3N] | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PC6 |  |  | $\checkmark$ | [PWM2N] | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PC7 |  |  | $\sqrt{ }$ | [PWM1N] | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PD0 |  |  | $\sqrt{ }$ | [PWM1] | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PD1 |  |  | $\checkmark$ |  | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PD2 |  |  | $\checkmark$ | [PWM2] | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| PD3 |  |  | $\checkmark$ | [PWM3] | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PD4 |  | Output | $\checkmark$ | [BKIN] | $\sqrt{ }$ | 2, 4, 14, 26 | 53, 62 |
| PD5 |  |  | $\checkmark$ | [PWM4] | $\checkmark$ | 2, 4, 14, 26 | 53, 62 |
| Note |  |  | $\begin{aligned} & \text { /MCLRB } \\ & =\text { PC0 } \end{aligned}$ | [PWM5] = PBO |  | $V_{D D}=5, V_{D S}=0.5$ |  |

Table 2-1 I/O PORT functions

Note: All IO have 4 configurable source current levels (see "PSRCx", Table 2-4) and 2 configurable sink current levels (see "PSINKx", Table 2-4).

| Name | ADC | LVD | TOUCH | SPI | I2C | USART | Open-Drain |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PA0 |  |  |  | MOSI |  |  | $\checkmark$ |
| PA1 |  |  |  | MISO |  |  | $\checkmark$ |
| PA2 |  |  |  |  | [SCL] | [RX] | $\checkmark$ |
| PA3 | AN6 |  |  |  |  |  |  |
| PA4 | AN5 |  | KEY1 |  |  |  |  |
| PA5 |  |  | KEY2 |  |  | CK |  |
| PA6 | AN4 |  | KEY3 |  |  | TX | $\checkmark$ |
| PA7 | AN3 | ELVD0 | KEY4 |  |  | RX |  |
| PB0 |  |  |  | SCK |  |  |  |
| PB1 | AN7 |  |  |  |  |  |  |
| PB2 | Trigger |  | KEY12 |  | SCL |  | $\checkmark$ |
| PB3 |  |  | KEY11 |  | SDA |  | $\checkmark$ |
| PB4 |  |  | KEY9 |  |  |  |  |
| PB5 | $\left(\mathrm{V}_{\text {REF+ }}\right)$ |  |  | NSS |  |  |  |
| PB6 | ( $\mathrm{V}_{\text {REF- }}$ ) |  |  |  | [SDA] | [TX] | $\checkmark$ |
| PB7 | AN0 | ELVD3 | KEY8 | [MOSI] |  |  | $\checkmark$ |
| PC0 | AN2 | ELVD1 | KEY6 |  |  |  |  |
| PC1 | AN1 | ELVD2 | KEY7 | [MISO] |  |  | $\checkmark$ |
| PC2 |  |  |  |  |  |  |  |
| PC3 |  |  | KEY10 |  |  |  |  |
| PC4 |  |  | KEY13 |  |  |  |  |
| PC5 |  |  | KEY14 |  |  |  |  |
| PC6 |  |  | KEY15 |  |  |  |  |
| PC7 |  |  | KEY16 |  |  |  |  |
| PD0 |  |  |  | [NSS] |  |  |  |
| PD1 |  |  |  |  |  | [CK] |  |
| PD2 |  |  |  |  |  |  |  |
| PD3 |  |  |  | [SCK] |  |  |  |
| PD4 |  |  |  |  |  |  |  |
| PD5 |  |  | KEY5 |  |  |  |  |
| Notes | Trigger= PA4 |  |  |  |  |  |  |

Table 2-2 I/O PORT functions (continued)

### 2.1. Summary of I/O PORT Related Registers

| Name | Address | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANSELA | 0x197 | ANSELA[7:0] |  |  |  |  |  |  |  | 00000000 |
| TRISA | 0x8C | TRISA[7:0], PORTA Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISB | 0x8D | TRISB[7:0], PORTB Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISC | 0x8E | TRISC[7:0], PORTC Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISD | 0X8F | - | - | TRISD[5:0], PORTD Data Direction Register |  |  |  |  |  | --11 1111 |
| PORTA | 0x0C | PORTA Output Register |  |  |  |  |  |  |  | xxxx xxxx |
| PORTB | 0x0D | PORTB Output Register |  |  |  |  |  |  |  | xxxx xxxx |
| PORTC | 0x0E | PORTC Output Register |  |  |  |  |  |  |  | xxxx xxxx |
| PORTD | 0x0F | - | - | PORTD[5:0] Output Register |  |  |  |  |  | --xx xxxx |
| LATA | 0x10C | PORTA Data Latch |  |  |  |  |  |  |  | xxxx xxxx |
| LATB | 0x10D | PORTB Data Latch |  |  |  |  |  |  |  | xxxx $x$ xxx |
| LATC | 0x10E | PORTC Data Latch |  |  |  |  |  |  |  | xxxx xxxx |
| LATD | 0x10F | - | - | PORTD[5:0] Data Latch |  |  |  |  |  | --xx xxxx |
| WPUA | 0x18C | PORTA Weak Pull-Up |  |  |  |  |  |  |  | 00000000 |
| WPUB | 0x18D | PORTB Weak Pull-Up |  |  |  |  |  |  |  | 00000000 |
| WPUC | 0x18E | PORTC Weak Pull-Up |  |  |  |  |  |  |  | 00000000 |
| WPUD | 0X18F | - |  | PORTD[5:0] Weak Pull-Up |  |  |  |  |  | --00 0000 |
| WPDA | 0x20C | PORTA Weak Pull-Down |  |  |  |  |  |  |  | 00000000 |
| WPDB | 0x20D | PORTB Weak Pull-Down |  |  |  |  |  |  |  | 00000000 |
| WPDC | 0x20E | PORTC Weak Pull-Down |  |  |  |  |  |  |  | 00000000 |
| WPDD | 0x20F | - |  | PORTD[5:0] Weak Pull-Down |  |  |  |  |  | --00 0000 |
| ODCONO | 0x21F | - | - | - | - | - | SPIOD | I2COD | UROD | ---- -000 |
| PSRC0 | $0 \times 11 \mathrm{~A}$ | PORTA[7:0], PORTB[7:0] Source Current Setting |  |  |  |  |  |  |  | 11111111 |
| PSRCB1 | $0 \times 11 \mathrm{~B}$ | PORTC[7:0], PORTD[5:0] Source Current Setting |  |  |  |  |  |  |  | 11111111 |
| PSINK0 | 0x19A | PORTA Sink Current Setting |  |  |  |  |  |  |  | 00000000 |
| PSINK1 | 0x19B | PORTB Sink Current Setting |  |  |  |  |  |  |  | 00000000 |
| PSINK2 | 0x19C | PORTC Sink Current Setting |  |  |  |  |  |  |  | 00000000 |
| PSINK3 | 0x19D | - | - | PORTD Sink Current Setting |  |  |  |  |  | --00 0000 |
| ITYPE0 | $0 \times 11 \mathrm{E}$ | PORTx[3:0] ( $x=A, B, C, D$ ) Ext. Pin Interrupt Type Setting |  |  |  |  |  |  |  | 00000000 |
| ITYPE1 | 0x11F | PORTD[5:4] and PORTx[7:4] ( $x=A, B, C$ ) Ext. Pin Interrupt Type Setting |  |  |  |  |  |  |  | 00000000 |
| AFP0 | 0x19E | Pin Remapping Register 0 |  |  |  |  |  |  |  | 00000000 |
| AFP1 | 0x19F | - | Pin Remapping Register 1 |  |  |  |  |  |  | -000 0000 |
| AFP2 | 0x11D | - | - | - | Pin R | mapping | gister 2 |  |  | ---0 0000 |
| EPS0 | 0x118 | External interrupt EINT3~0 pin selection |  |  |  |  |  |  |  | 00000000 |
| EPS1 | 0x119 | External interrupt EINT7~4 pin selection |  |  |  |  |  |  |  | 00000000 |
| EPIE0 | 0x14 | External pin interrupt enable |  |  |  |  |  |  |  | 00000000 |
| EPIFO | 0x94 | External pin interrupt Flag |  |  |  |  |  |  |  | 00000000 |

Table 2-3 Addresses and Reset Values of I/O related registers


[^2]| Name | Status |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AFP1 ${ }^{1}$ | CLKO | 1 = PD4 | $0=\underline{\text { PB1 }}$ | AFP1[6] | 0x19F | RW-0 |
|  | TIM1_CH4 | 1 = PD5 | $0=\underline{\mathrm{PB} 1}$ | AFP1[5] |  | RW-0 |
|  | I2C_SCL | 1 = PA2 | $0=\underline{\text { PB2 }}$ | AFP1[4] |  | RW-0 |
|  | TIM1_BKIN | 1 = PD4 | $0=\underline{\mathrm{PB} 3}$ | AFP1[3] |  | RW-0 |
|  | TIM2_CH1 | 1 = PB0 | $0=\underline{\text { PA5 }}$ | AFP1[2] |  | RW-0 |
|  | TIM1_CH3 | 1 = PD3 | $0=\underline{\text { PB4 }}$ | AFP1[1] |  | RW-0 |
|  | TIM1_CH2 | 1 = PD2 | $0=\underline{\text { PA1 }}$ | AFP1[0] |  | RW-0 |
| AFP2 ${ }^{1}$ | SPI_SCK | 1 = PD3 | $0=\underline{\text { PB0 }}$ | AFP2[4] | 0x11D | RW-0 |
|  | SPI_MOSI | 1 = PB7 | $0=\underline{\text { PAO }}$ | AFP2[3] |  | RW-0 |
|  | SPI_MISO | 1 = PC1 | $0=\underline{\text { PA1 }}$ | AFP2[2] |  | RW-0 |
|  | USART_RX | 1 = PA2 | $0=\underline{\text { PA7 }}$ | AFP2[1] |  | RW-0 |
|  | USART_TX | 1 = PB6 | $0=\underline{\text { PA6 }}$ | AFP2[0] |  | RW-0 |
| PSINK0 | PA7-PA0 | Sink Current (mA) |  | PSINK0[7:0] | 0x19A | RW-0000 0000 |
| PSINK1 | PB7-PB0 |  |  | PSINK1[7:0] | 0x19B | RW-0000 0000 |
| PSINK2 | PC7-PC0 |  |  | PSINK2[7:0] | 0x19C | RW-0000 0000 |
| PSINK3 | PD5-PD0 |  |  | PSINK3[5:0] | 0x19D | RW-00 0000 |
| PSRCB[3:2] | PB7-PB4 | Source Current (mA) |  | PSRC0[7:6] | $0 \times 11 \mathrm{~A}$ | RW-11 |
| PSRCB[1:0] | PB3-PB0 |  |  | PSRC0[5:4] |  | RW-11 |
| PSRCA[3:2] | PA7-PA4 |  |  | PSRC0[3:2] |  | RW-11 |
| PSRCA[1:0] | PA3-PA0 | $00=2$ |  | PSRC0[1:0] |  | RW-11 |
| PSRCD[3:2] | PD5-PD4 | $\begin{aligned} & 01=4 \\ & 10=14 \\ & 11=\underline{26} \end{aligned}$ |  | PSRC1[7:6] | 0x11B | RW-11 |
| PSRCD[1:0] | PD3-PD0 |  |  | PSRC1[5:4] |  | RW-11 |
| PSRCC[3:2] | PC7-PC4 |  |  | PSRC1[3:2] |  | RW-11 |
| PSRCC[1:0] | PC3-PC0 |  |  | PSRC1[1:0] |  | RW-11 |

Table 2-4 Instruction Level I/O related registers

| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ITYPE0[1:0] | PORTx. 0 | External interrupt pin EINTx | ITYPE0[1:0] | 0x11E | RW-00 |
| ITYPE0[3:2] | PORTx. 1 |  | ITYPE0[3:2] |  | RW-00 |
| ITYPE0[5:4] | PORTx. 2 |  | $00=\underline{\text { Low level }}$ |  | RW-00 |
| ITYPE0[7:6] | PORTx. 3 |  |  |  |  | RW-00 |
| ITYPE1[1:0] | PORTx. 4 | $\begin{aligned} & 01 \text { = Rising edge } \\ & 10 \text { = Falling edge } \\ & 11 \text { = Double edge } \end{aligned}$ | ITYPE1[1:0] |  | 0x11F | RW-00 |
| ITYPE1[3:2] | PORTx. 5 |  | ITYPE1[3:2] | RW-00 |  |
| ITYPE1[5:4] | PORTy. 6 |  | ITYPE1[5:4] | RW-00 |  |
| ITYPE1[7:6] | PORTy. 7 |  | ITYPE1[7:6] | RW-00 |  |

Table 2-5 External Pin Interrupt Trigger Type Register ( $x=A, B, C, D ; y=A, B, C$ )

| Name | Status |  |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EINTO | $00=\underline{P A O}$ | 01 = PB0 | $10=\mathrm{PCO}$ | 11 = PD0 | EPS0[1:0] | $0 \times 118$ | RW-00 |
| EINT1 | $00=\underline{P A 1}$ | 01 = PB1 | $10=P C 1$ | 11 = PD1 | EPSO[3:2] |  | RW-00 |
| EINT2 | $00=\underline{\text { PA2 }}$ | 01 = PB2 | $10=\mathrm{PC} 2$ | 11 = PD2 | EPSO[5:4] |  | RW-00 |
| EINT3 | $00=\underline{\text { PA3 }}$ | 01 = PB3 | $10=\mathrm{PC} 3$ | 11 = PD3 | EPS0[7:6] |  | RW-00 |
| EINT4 | $00=\underline{\text { PA } 4}$ | 01 = PB4 | $10=\mathrm{PC} 4$ | 11 = PD4 | EPS1[1:0] | 0x119 | RW-00 |
| EINT5 | $00=\underline{\text { PA5 }}$ | 01 = PB5 | $10=P C 5$ | 11 = PD5 | EPS1[3:2] |  | RW-00 |
| EINT6 | $00=\underline{\text { PA6 }}$ | 01 = PB6 | 10 = PC6 | 11 <br> Reserved | EPS1[5:4] |  | RW-00 |
| EINT7 | $00=\underline{P A} 7$ | 01 = PB7 | $10=P C 7$ | $11$ <br> Reserved | EPS1[7:6] |  | RW-00 |

Table 2-6 External Interrupt Pin Selection Register

| Name | Status |  | Register | Addr. | Reset |
| :---: | :--- | :--- | :--- | :--- | :--- |
| EPIE0x | External pin interrupt | $1=$ Enable <br> $0=\underline{\text { Disable }}$ | EPIE0[7:0] | $0 \times 94$ | RW-00000000 |
| EPIF0x ${ }^{2}$ | External pin interrupt <br> Flag | $1=$ Yes (latched) <br> $0=\underline{\text { No }}$ | EPIF0[7:0] | $0 \times 14$ | R_W1C-00000000 |

Table 2-7 External Pin Interrupt Enable and Flag Registers

[^3]| Name | Function | default |
| :---: | :---: | :---: |
| MCLRE | External I/O reset | closure |
| FOSC | - LP external oscillator across PC1 (+) and PB7 (-) <br> - XT external oscillator across PC1 (+) and PB7 (-) <br> - EC external oscillator at PC1 (+), PB7 as I/O <br> - INTOSCIO: PC1 and PB7 as I/O | INTOSCIO |
| I2CRMAP | I2C Remap pin selection <br> [PB3, PB2]: ( $\geq$ Verl chips apply) $\begin{aligned} & \text { I2C_SDA }=\text { PB3 }, I 2 C \_S C L=P B 2, \\ & \text { SPI_MOSI }=\text { PA0 }, \text { SPI_MISO }=\text { PA1 } \\ & \text { [PA0, PA1]: } \\ & \text { I2C_SDA }=\text { PA0 }, I 2 C \_S C L=P A 1, \\ & \text { SPI_MOSI }=\text { PB3 }, \text { SPI_MISO }=\text { PB2 } \end{aligned}$ | [PB3, PB2] |

Table 2-8 BOOT Level I/O Related Configuration Registers

### 2.2. Configuring the I/O

For each PORT, configures the following 5 modules according to their functions (Table 2-4):

- Digital Output
- Digital Input
- Weak Pull-Up
- Weak Pull-Down
- Open-Drain

| Function | Digital Input | Pull-Up / <br> Pull-Down | Digital <br> Output | Settings |
| :---: | :---: | :---: | :---: | :---: |
| ISP-DATA | On | Off | On | (Built in hardware, ignore instructions) |
| ISP-CLK | On | Off | Off | (Built in hardware, ignore instructions) |
| /MCLRB | On | Pull-Up | Off | (initialize configuration, ignore instructions) |
| OSC+ (EC) | On | (optional) | Off | (initialize configuration, ignore instructions) |
| OSC+ / OSC - (LP, XT) | Off | Off | Off | (initialize configuration, ignore instructions) |
| ADC | Off | Off | Off | TRISx $=1 ;$ ANSELAx $=1$ |
| TOUCH | Off | Off | Off | TRIS $\mathrm{=}=1$ |
| LVD | Off ${ }^{(5)}$ | Off | Off | TRISx $=1$; ANSELAx $=1$ |
| $\mathrm{V}_{\text {REF+ }+} / \mathrm{V}_{\text {REF- }}$ | Off | Off | Off | TRIS $x=1$ |
| ADC trigger | On | (optional) | Off | TRIS $x=1$ |
| SPI Input | On | (optional) | Off | TRIS $x=1$ |
| I2C Input | On | (optional) | Off | TRISx $=1$ |
| USART Input | On | (optional) | Off | TRIS $x=1$ |
| External pin interrupt | On | (optional) | Off | TRIS $x=1$ |
| BKIN | On | (optional) | Off | TRIS $x=1$ |
| Digital Input | On | (optional) | Off | TRIS $x=1$ |
| Clock Output | (ignore) | Off | On | TRISx $=0$ |
| PWM | On | Off | On | TRIS $x=0$ |
| Digital Output | On | Off | On | TRIS $x=0$ |
| SPI Output | On | Off | On | TRISx $=0$ |
| I2C Output | On | Off | On | TRIS $x=0$ |
| USART Output | On | Off | On | TRISx $=0$ |

Table 2-9 Instruction Level I/O Configuration Flags and Registers
Note:

1. TRISx = 0: "Digital Output" is enabled, "Pull-Up/Pull-Down" is automatically disabled (WPDx, WPUx are ignored).
2. TRIS $x=1$ : "Digital Output" is disabled.
3. ANSELAx = 1: "Pull-Up", "Pull-Down", "Digital Input" are automatically disabled (WPDx, WPUx are ignored).
4. The only instruction that can disable the "Digital Input" is "ANSELAx = 1".
5. When a PORT is set as an LVD input, its "Digital Input", "Pull-Up" and "Pull-Down" functions are automatically disabled. When the LVD input needs to be switched between different channels, the "Digital Input" of the currently unselected channel can be disabled by setting "ANSELAx = 1" .
6. /MCLR enabled: The Weak Pull-Up function of PCO is automatically enabled (ignore WPUC[0]); read PORTC[0] as "0".
7. Write to the PORTx Data Output Register or the LATx data latch, and the I/O PORT will output the corresponding logic level. Each group of up to 8 I/O data registers share the common address, and the write operation actually performs a "Read-Modify-Write" operation, that is, first read the PORTx latch value (output or input) or LATx of the group data latches, then modified, and finally written back to the PORTx/LATx data registers..

Read and write to the LATx data output latches needn't to wait. Reading PORTx returns the value of the pin after passing through the synchronization register. In 1T speed mode, after writing to the PORTx register, at least one synchronous SYSCLK is required before the correct PORTx value can be read (2T/4T mode without waiting).

In 1T speed mode, when continuous bit operations are performed on PORTx, a NOP needs to be inserted in the middle of the write operation:

BSR PORTx, n ; 1 for nth position of PORTx
NOP ; insert NOP and wait for
BSR PORTx,m ; 1 for mth position of PORTx
8. Digital Output and Digital Input functions can coexist, and some applications require both Digital Output and Digital Input to be enabled.
9. ODCON0x = 1: The mapped pins(see "AFPx") selected by " SPI_MISO , SPI_MOSI", "I2C_SCL, I2C_SDA", "USART_TX" function as open-drain output. The open-drain and internal Pull-Up functions can be turned on at the same time .
10. On a full reset or system reset, the PORTx registers will not be reset, but TRISx will be reset to ' 1 ', and turn off the output.

For the setting of external pin interrupt, please refer to Section 9 "Interrupts".

### 2.3. Pin Out Priority

Each I/O pin is multiplexed with multiple functions. When the corresponding module enables the output, the output priority from low to high is shown in Table 2-10. Since the inputs are connected to individual function modules, there is no priority issue with the inputs.

| Name | Priority 0 | Priority 1 | Priority 2 | Priority 3 |
| :---: | :---: | :---: | :---: | :---: |
| PA0 | PAO | SPI_MISO | TIM1_CH1 | - |
| PA1 | PA1 | SPI_MOSI | TIM1_CH2 | - |
| PA2 | PA2 | [USART_RX] | [I2C_SCL] | ISPCLK |
| PA3 | PA3 | TIM1_CH2N | - | - |
| PA4 | PA4 | TIM2_CH2 | - | - |
| PA5 | PA5 | USART_CK | TIM2_CH1 | - |
| PA6 | PA6 | USART_TX | - | - |
| PA7 | PA7 | - | - | - |
| PB0 | PB0 | SPI_SCK | TIM2_CH1 | TIM1_CH3N |
| PB1 | PB1 | TIM1_CH4 | CLKO | - |
| PB2 | PB2 | I2C_SCL | - | - |
| PB3 | PB3 | I2C_SDA | - | - |
| PB4 | PB4 | TIM1_CH3 | - | - |
| PB5 | PB5 | SPI_NSS | TIM2_CH3 | - |
| PB6 | PB6 | USART_TX | I2C_SDA | ISPDAT |
| PB7 | PB7 | SPI_MOSI | OSC2 | - |
| PC0 | PC0 | TIM1_CH1N | MCLRB | - |
| PC1 | PC1 | SPI_MISO | OSC1 | - |
| PC2 | PC2 | - | - | - |
| PC3 | PC3 | - | - | - |
| PC4 | PC4 | - | - | - |
| PC5 | PC5 | TIM1_CH3N | - | - |
| PC6 | PC6 | TIM1_CH2N | - | - |
| PC7 | PC7 | TIM1_CH1N | - | - |
| PD0 | PD0 | SPI_NSS | - | - |
| PD1 | PD1 | USART_CK | TIM1_CH1 | - |
| PD2 | PD2 | TIM1_CH2 | - | - |
| PD3 | PD3 | [SPI_SCK] | TIM1_CH3 | - |
| PD4 | PD4 | [CLKO] | - | - |
| PD5 | PD5 | TIM1_CH4 | - | - |

Table 2-10 PinOut Priority

## 3. POWER-ON-RESET (POR)

During Power-On, $\mathrm{V}_{\mathrm{DD}}$ increases from below the Power-On-Reset Voltage ( $\mathrm{V}_{\mathrm{POR}}$ ) to above $\mathrm{V}_{\mathrm{POR}}$. $\mathrm{V}_{\mathrm{DD}}$ may not have completely discharged to OV when the CPU is Power-On again.

1. The CPU is in a Full-Reset state when $\mathrm{V}_{\mathrm{DD}}$ is below $\mathrm{V}_{\text {POR }}$.
a. All calibrated configuration registers are not reset. Special Function Registers (SFR) are in Reset, except INDFx, Z, DC, C, FSRxL/H, BSREG , WREG , PORTx, LATx, OSCTUNE , EEDATL , EEDATH, E =ECON2 and SRAM (see Section 17 "Special Function Registers"). Registers not reset, such as SRAM, will hold their values until $\mathrm{V}_{\mathrm{DD}}$ drops below 0.6 V (typical). Data of those resisters with $\mathrm{V}_{\mathrm{DD}}$ below 0.6 V are undetermined.
b. Program Counter $=0 \times 00$, Instruction Register $=$ "NOP", Stack Pointer $=$ "TOS" (Top of Stack).
2. BOOT commences when $V_{D D}$ raises above $V_{\text {POR }}$.
3. Instruction execution begins with Program Counter $=0 \times 00$ after BOOT completion.
$\mathrm{V}_{\mathrm{POR}}$ is $\sim 1.6 \mathrm{~V}$ at $25^{\circ} \mathrm{C}$ (typical), increasing to $\sim 1.9 \mathrm{~V}$ at $-40^{\circ} \mathrm{C}$. For $\mathrm{V}_{\mathrm{DD}} \geq \mathrm{V}_{\mathrm{POR}}$, the CPU can function at a reduced speed of $8 \mathrm{MHz} / 2 \mathrm{~T}$, which giving a self-regulated wider $\mathrm{V}_{\mathrm{DD}}$ operating range with temperature. This is important for battery-powered system as the CPU can function down even to $\sim 1.6 \mathrm{~V}$ at typical battery operating environments, greatly extending useful battery life.

Notes:

1. $V_{P O R}$ is not configurable.
2. The POR circuit is always on and will perform a Power-On-Reset any time $\mathrm{V}_{\mathrm{DD}}$ voltage is below $\mathrm{V}_{\text {POR }}$, not just during Power-On.

### 3.1. BOOT Sequence

| Name | Functions | default |
| :---: | :---: | :---: |
| PWRTEB | Power-Up Delay Timer, ~64ms delay after BOOT load | disabled |

Table 3-1 BOOT configurations

The BOOT configuration is as above. Their values are set at the IDE, not by instructions. during BOOT:

1. CPU idles for $\sim 4 \mathrm{~ms}$.
2. The BOOT Level registers are loaded from the non-volatile memory. It takes $\sim 39$ us. These registers are pre-set at the IDE and not affected by instructions.
3. If Power-Up Delay Timer (PWRT) is enabled, the CPU will idle for $\sim 64 \mathrm{~ms}$.


Figure 3-1 Power-On Sequence (PWRT enabled)


Figure 3-2 Minimum required PWRT during Power-On
$V_{D D}$ must be higher than 2.7 V by the end of BOOT if the CPU is to run at $16 \mathrm{MHz} / 1 \mathrm{~T}$. The total BOOT time can increase from $\sim 4 \mathrm{~ms}$ to $\sim 68 \mathrm{~ms}$ by enabling the PWRT, giving more time for the power system to stabilize.

Enable LVR with $V_{B O R} \geq 2.7 \mathrm{~V}$ for operation at $16 \mathrm{MHz} / 1 \mathrm{~T}$. In addition, the frequency of LVR enable can be set to instruction controlled to monitor $V_{D D}$ sporadically, instead of always on (see "LVREN", "SLVREN") to reduce power consumption.

Notes:

1. $V_{D D}$ should not rise too slowly. $C_{V D D} \geq 22 \mu \mathrm{~F}$ is discouraged.
2. $\mathrm{V}_{\mathrm{DD}}$ capacitor of 1 to $10 \mu \mathrm{~F}$ is preferred. $\mathrm{C}_{\mathrm{VDD}}<1 \mu \mathrm{~F}$ capacitor may be too small for EFT considerations.
3. If a delay in startup is acceptable, enables PWRT to improve CPU stability.

## 4. SYSTEM-RESET

System-Reset differs from POR in that it is not a Full-Reset. Depending on the reset trigger type, CPU whether or not BOOT. BOOT will wait $\sim 4 \mathrm{~ms}$, reload the BOOT registers, and further delay system start by $\sim 64 \mathrm{~ms}$ if PWRT is enabled. In a System-Reset:

- Registers which reset in POR are reset in system-reset, except BOOT registers.
- Program Counter = 0x00, Instruction Register = "NOP", Stack Pointer = "TOS" (Top of Stack).

The following 7 events besides debugger OCD can be configured to trigger a System-Reset:

1. Brown-Out (BOR / LVR) - always BOOT.
2. Illegal Instructions Reset.
3. Watch-Dog Reset (WDT, CPU not in SLEEP).
4. EMC Reset - always BOOT.
5. Software Reset (execute instruction "RESET").
6. Stack Overflow/Underflow Reset.
7. External I/O (/MCLRB) - BOOT if "MRBTE" is set. ( $\geq$ VerB chip) .


Figure 4-1 Reset circuit Block Diagram

### 4.1. Summary of SYSTEM-RESET Related Registers

Most settings for System-Reset are configured at the IDE, and cannot be changed by instructions.

| Name | Function | default |
| :---: | :---: | :---: |
| LVRS | $\begin{aligned} & \frac{7 \mathrm{~V}_{\text {BOR }}}{2.0} \frac{\text { Voltage levels }(\mathrm{V}):}{} \\ & 2.2 / 2.5 / 2.8 / 3.1 / 3.6 / 2.1 \end{aligned}$ | 2.5 |
| LVREN | LVR <br> - Enabled <br> - Disabled <br> - Enabled except in SLEEP <br> - Instruction controlled (SLVREN) | disabled |
| WDTE | WDT <br> - Enabled (Instructions can not be disabled) <br> - Instruction controlled (SWDTEN) | SWDTEN control |
| MCLRE | Reset by External I/O | disabled |

Table 4-1 BOOT Level RESET related configurations

### 4.2. Brown-Out Reset (LVR / BOR)

Brown-Out occurs when $V_{D D}$ falls below a pre-configured Brown-Out Voltage ( $\mathrm{V}_{\mathrm{BOR}}$ ) for a time longer than $\mathrm{T}_{\text {BOR }} . \mathrm{T}_{\text {BOR }}$ takes 3 to 4 LIRC clock cycles ( $\sim 94-125 \mu \mathrm{~s}$, LIRC will turn on automatically if not already). CPU System-Reset as long as $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\mathrm{BOR}}$. Once $\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{BOR}}$ CPU will BOOT. The BORF will be set to 0 .

While $\mathrm{V}_{\mathrm{POR}}$ is fixed, $\mathrm{V}_{\mathrm{BOR}}$ can be set to 2.0, 2.2, 2.5, 2.8, 3.1, 3.6, 4.1V (see "LVRS" in Table 4-1).


Figure 4-2 LVR BOOT Timing Diagram
LVR function can have four different settings configured (see "LVREN" in Table 4-1).

1. LVR enabled.
2. LVR disabled.
3. LVR enabled, except in SLEEP.
4. Let instructions enable or disable LVR (SLVREN, see Table 4-2).

Note: LVR can be instructions disabled in SLEEP to reduce power consumption. The CPU should wake up and enable LVR periodically to monitor $V_{D D}$ if system $V_{D D}$ is unstable.

| Name | Status | Register | Addr. | Reset |
| :---: | :--- | :---: | :---: | :---: |
| ${\hline \multirow{12}{}{^{1}}^ { 1 }}{ }$Only applicable to LVREN configured to control LVR   <br> by the SLVREN <br> $1=$ Enable LVR <br> $0=\underline{\text { Disable LVR }}$ LVDCON[7] $0 \times 199$$}$ | RW-0 |  |  |  |

Table 4-2 Instruction Level LVR registers

### 4.3. Illegal Instruction Reset

There are many reasons for CPU fetch instruction errors, and the most common reasons are interference and $V_{D D}$ instability.

Although there is no dedicated Reset instruction, any deliberate illegal instruction is equivalent to a Reset instruction. BOOT after an Illegal Instruction and the flag IERRF will be set to 1 .

### 4.4. Software Reset

When the program executes Software Reset instruction "RESET", a system reset is generated and the flag /SRSTF will be set to 0 .

### 4.5. Stack Overflow/Underflow Reset

The Stack Overflow or Underflow Reset (by configuring " STVREN") will trigger a System-Reset, and the Overflow Flag STKOVF or Underflow Flag STKUNF will be set to 1.

### 4.6. EMC Reset

The EMC detection module is always on. When some kind of EMC interference occurs, System-Reset and BOOT generate, and the Flag EMCF will be set to 1.

### 4.7. Watch Dog Timer (WDT) Reset

WDT overflows during SLEEP will result in a Wake-Up.
In normal mode (not SLEEP mode), a WDT overflow will trigger a System-Reset. And WDT reset can be used to reset a hung CPU. Clear WDT from time to time in the program to avoid false reset.

For details on WDT operation and setting see Section 7.1 Watch Dog Timer (WDT).

[^4]
### 4.8. External I/O System-Reset/MCLRB

The CPU can be reset by a low voltage applied to the /MCLRB (PCO) pin if so configured by BOOT. The /MCLRB pin is usually weak pullup to $\mathrm{V}_{\mathrm{DD}}$ with a resistor instead of directly, as shown in Figure 4-3. The external RC network also provides faults filtering and over-current protection.

For $\geq$ Verl chips, BOOT after a /MCLR System-Reset.


Figure 4-3 /MCLRB reset circuit

### 4.9. Detect the Type of Last Reset

Eight status flags in the PCON register and the different combinations of Time Out (/TO) and Power Down (/PD) can trace the type of last System-Reset. /BORF should be set to 1 by instructions, and will be latches to "0" after the Reset.

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STKOVF ${ }^{2}$ | Stack Overflows Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No, or cleared } \end{aligned}$ | PCON[7] | 0x96 | RW0-0 |
| STKUNF ${ }^{2}$ | Stack Underflows Flag |  | PCON[6] |  | RW0-0 |
| EMCF ${ }^{2}$ | EMC Reset Flag |  | PCON[5] |  | RW0-0 |
| IERRF ${ }^{2}$ | Illegal Instruction Flag |  | PCON[4] |  | RW0-0 |
| /MCLRF ${ }^{3}$ | External Reset Flag | ```1 = No (Software set 1) 0= Yes (latched)``` | PCON[3] |  | RW1-1 |
| /SRSTF ${ }^{3}$ | Software Reset Flag |  | PCON[2] |  | RW1-1 |
| /PORF ${ }^{3}$ | Power-On-Reset Flag |  | PCON[1] |  | RW1-0 |
| /BORF $^{3}$ | Low-voltage Reset Flag |  | PCON[0] |  | RW1-x |

Table 4-3 Reset Flag Register

[^5]| Reset Source | STKOVF | STKUNF | EMCF | IERRF | /MCLRF | /SRSTF | /PORF | /BORF | /TO | /PD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PCON[7] | PCON[6] | PCON[5] | PCON[4] | PCON[3] | PCON[2] | PCON[1] | PCON[0] | STATUS[4] | STATUS[3] |
|  | 0x96 |  |  |  |  |  |  |  | Bank first address $+0 \times 03$ |  |
| POR | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| LVR | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | - | - |
| CLRWDT Instructions | - | - | - | - | - | - | - | - | 1 | 1 |
| SLEEP Instructions | - | - | - | - | - | - | - | - | 1 | 0 |
| WDT overflows while not in SLEEP (Reset) | - | - | - | - | - | - | - | - | 0 | - |
| WDT overflows while in SLEEP (Wake up) | - | - | - | - | - | - | - | - | 0 | 0 |
| Software Reset | - | - | - | - | - | 0 | - | - | - | - |
| MCLR Reset ( $\geq$ verl) | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| MCLR Reset (< verl) | - | - | - | - | 0 | - | - | - | - | - |
| Illegal Instruction Reset | - | - | - | 1 | - | - | - | - | - | - |
| EMC Reset | - | - | 1 | - | - | - | - | - | - | - |
| Stack Underflow Reset | - | 1 | - | - | - | - | - | - | - | - |
| Stack Over flow Reset | 1 | - | - | - | - | - | - | - | - | - |
| On-Chip Debugger (OCD) | - | - | - | - | - | - | - | - | - | - |

Table 4-4 Reset Related Status Flags ("-" no change)

## 5. LOW VOLTAGE DETECT / COMPARATOR (LVD)

LVD works similarly to a LVR except for the followings:

- All control and setting parameters are set by instructions not by BOOT.
- I/O must be set appropriately: $\underline{\text { TRISx = }}$; $\underline{\text { ANSELAx }=1}$.
- LVD event will set LVDW instead of /BOR.
- It can be instructions configured to Interrupt. It will not trigger System-Reset.
- Debouncing Time ( $\mathrm{T}_{\mathrm{LVD}}$ ) is $3-4$ LIRC cycles (LIRC turns on automatically if not already so).
- The input to the LVD module can be configured to $\mathrm{V}_{\mathrm{DD}}$ or other $4 \mathrm{I} / \mathrm{O}$. The latter allows the LVD to function as a single input comparator to one of the six LVDL levels( $\left.\mathrm{V}_{\text {LVD-REF }}\right)$.
- The External Reset MCLRB of PCO has higher priority than ELVD. When configured as an External Reset pin, the ELVD detection is inactive.


### 5.1. Summary of LVD Related Registers

| Name | Status |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDM | LVD Input | $\begin{aligned} & 1=\text { External pin }(E \\ & 0=\underline{\text { VDD }} \end{aligned}$ | Dx) | LVDCON0[6] | 0x199 | RW-0 |
| LVDEN | LVD | 1 = Enable | $0=\underline{\text { Disable }}$ | LVDCON0[4] |  | RW-0 |
| LVDW | LVD <br> triggreed <br> Flag | When LVDM = 1 (ELVDx): <br> $1=$ Detection voltage $>\mathrm{V}_{\text {LVD-REF }}$ (no latch) <br> $0=\underline{\text { Detection voltage }<\mathrm{V}_{\underline{L V D}} \underline{\text { REF }}}$ <br> When LVDM $=0$ (VDD) : <br> $1=$ Detection voltage $<\mathrm{V}_{\text {LVD-REF }}$ (no latch) <br> $0=\underline{\text { Detection voltage }>\mathrm{V}_{\underline{\text { LVD-REF }}}}$ |  | LVDCON[3] |  | RO-x |
| LVDL | $\underline{V}_{\underline{\text { LVD-REF }}}$ | $\begin{aligned} & 000=\text { Reserved } \\ & 001=\text { Reserved } \\ & 010=2.0 \\ & 011=2.4 \end{aligned}$ | $\begin{aligned} & 100=2.8 \\ & 101=3.0 \\ & 110=3.6 \\ & 111=4.0 \end{aligned}$ | LVDCON[2:0] |  | RW-000 |
| ELVDS | LVD External Input Pin Selection | $\begin{aligned} & 00=\text { ELVD0 } \\ & 01=\text { ELVD1 } \end{aligned}$ | $\begin{aligned} & 10=\text { ELVD2 } \\ & 11=\text { ELVD3 } \end{aligned}$ | ADCON3[1:0] | 0x41A | RW-00 |
| LVDIE | LVD Interrupt | 1 = Enable | 0 = Disable | INTCON[4] |  | RW-0 |
| LVDIF ${ }^{1}$ | LVD Interrupt Flag | 1 = Yes | $0=\underline{\text { No, or cleared }}$ | INTCON[1] | 0x0B | R_W1C-0 |

Table 5-1 Instruction Level LVD Settings and Flags

[^6]
## 6. OSCILLATORS and SYSCLK

Instruction chooses whether SysClk is the internal oscillator HIRC, internal oscillator LIRC, or one of the three external oscillators (EC, LP, XT, see "SCS" in Table 6-2). If external oscillator is chosen, BOOT level "FOSC" (Table 6-1) will determine which one of the three external oscillators is used. Instructions also select the frequency step down divider for internal oscillator (see MCKCF in Table 6-2). SysClk is used to generate the Instruction Clock:

$$
\text { Instruction Clock = SysClk / N; N = } 2 \text { for 2T, } 4 \text { for } 4 \mathrm{~T} \text {. }
$$

The pin assignments for external clock inputs are set by BOOT (see FOSC). Eight clock sources can be selected for output by instructions (see "CCOSEL" and "CCOEN"). When the clock output is enabled, the selected clock source is automatically turned on, the flag CCORDY is set to 1 , and the pinout can be selected as PD4 or PB1 (see " AFP1[6]", Table 6-3).

Peripheral Timers, ADC, I2C, TOUCH, SPI and USARTx have independent module SYSCLK control bit (see "PCKEN"). The module clock needs to be enabled before the corresponding module can be enabled. When shutting down, turn off the module function before the module colck can be turned off. In addition, the count clock source of Timers and the conversion clock source of ADC have independent oscillators. When both the module system clock and the module function are enabled, the selected oscillator will turn on automatically and remain effective during the operation of the module. Therefore, multiple oscillators can operate simultaneously.

As instructions are halted in SLEEP, so will Instruction Clock by default, and the clock output is suspended. When SYSON=1, the instruction clock will keep active, so the corresponding peripherals of the enable module system clock will also keep active in SLEEP, and the clock output will continue.

Note:

1. When SYSON $=1$ and TIMxEN $=1$ in SLEEP, the count clock source selected by Timers will keep active.
2. When LIRC is selected as the ADC conversion clock source, LIRC will remain active after entering SLEEP, independent of SYSON.
3. It is recommended to turn off the clock modules that do not use peripherals to reduce power consumption.


Figure 6-1 Clock source Block Diagram for SysClk

### 6.1. Summary of Oscillator Modules Related Registers

| Name | Functions |  | default |
| :---: | :---: | :---: | :---: |
| FOSC | - LP: external low-speed oscillator across PC1 (+) and PB7 (-) <br> - XT: external high-speed oscillator across PC1 (+) and PB7 (-) <br> - EC: external oscillator at PC1 (+), PB7 as I/O <br> - INTOSCIO : PC1 and PB7 as I/O |  | INTOSCIO |
| IESO | Two-speed Startup for XT and LP | - Enable <br> - Disable | Enable |
| FSCMEN | Fail-Safe Clock Monitor | - Enable <br> - Disable | Enable |
| TSEL | Correspondence between instruction clock and system clock (1T, 2T or 4T) | - 1 (Instruction Clock = SysCIk) <br> - $\underline{2}$ (Instruction Clock $=$ SysCIk/2) <br> - 4 (Instruction Clock = SysCIk/4) | 2 |
| OSTPER | OST Timer Period Selection (XT / LP apply) | - 512 <br> - 1024 <br> - 2048 <br> - 4096 (32768 in LP mode) | 1024 |

Table 6-1 BOOT Level FOSC and 2-speed Start-Up configurations

| SysClk Source |  |  | configuration |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SCS | LFMOD | OST |
|  |  |  | OSCCON[0] | TCKSRC[7] | (Optional, see OSTPER) |
|  |  |  | 0x99 | 0x31F |  |
|  |  |  | RW-0 | RW-0 |  |
| External | EC |  | 0 | - | - |
|  | XT |  | 0 | - | 1,024 (default) |
|  | LP |  | 0 | - | 1,024 (default) |
| Internal | HIRC | 16 MHz | 1 | - | - |
|  | LIRC | $256 \mathrm{kHz}{ }^{2}$ | 1 | 1 | - |
|  |  | $32 \mathrm{kHz}{ }^{3}$ | 1 | 0 | - |


| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MCKCF | $0111=1$ | $0100=\underline{8}$ | $0001=64$ |  |  |
|  | $0110=2$ | $0011=16$ | $1 \times x x=128$ |  |  |
|  | $0101=4$ | $0010=32$ | $0000=$ LIRC |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

Table 6-2 Instruction Level SysClk source setup

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OSTS | $\begin{aligned} & \text { Oscillator Start-Up Time-out (latched) } \\ & \begin{array}{l} \text { satus } \\ 1=\text { Running from the external clock } \\ \quad \text { (start-up successful) } \\ 0= \\ \text { Running from the internal oscillator } \end{array} \\ & \hline \end{aligned}$ |  | OSCCON[3] | 0x99 | RO-x |
| HTS | HIRC ready <br> (latched) | $\begin{aligned} & 1=\text { Yes } \\ & 0=\underline{\text { No }} \end{aligned}$ | OSCCON[2] |  | RO-0 |
| LTS | LIRC ready <br> (latched) | $\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\text { No } \end{aligned}$ | OSCCON[1] |  | RO-0 |
| SYSON | In SLEEP mode, the Sysclk controlled$\begin{aligned} & 1=\text { Keep active } \\ & 0=\underline{\text { Disable }} \end{aligned}$ |  | CKOCON[7] | 0x95 | RW-0 |
| CCORDY | Clock Output Flag | $\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\text { No } \end{aligned}$ | CKOCON[6] |  | RO-0 |
| DTYSEL | TIM1/TIM2 Multiplier Clock Duty Cycle Adjustment Bit |  | CKOCON[5:4] |  | RW-10 |

[^7]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 00=2 \text { ns delay } \\ & 01=3 \text { ns delay } \end{aligned}$ | $\begin{aligned} & =4 \mathrm{~ns} \text { delay } \\ & =7 \mathrm{~ns} \text { delay } \end{aligned}$ |  |  |  |
| CCOSEL | Clock Output Selection  <br> 000 $=\underline{\text { Sysclk }}$ <br> (") FOSC should be configured to LP/XT/EC mode, otherwise the clock output may be incorrect or no output; |  | CKOCON[3:1] |  | RW-000 |
| CCOEN | Clock Output | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | CKOCON[0] |  | RW-0 |
| AFP1[6] | Clock Output Pin$\begin{aligned} & 1=\text { CLKO map to PD4 } \\ & 0=\underline{\text { CLKO map to PB1 }} \end{aligned}$ |  | AFP1[6] | 0x19F | RW-0 |
| CKMAVG | $4 x$ averaging for LIRC and HIRC Cross <br> Calibration <br> 1 = Enable <br> $0=$ Disable |  | MSCKCON[1] |  | RW-0 |
| CKCNTI | Start the LIRC and HIRC Cross calibration function Calibration functionCalibration$\begin{aligned} & 1=\text { Start } \\ & 0=\text { Finished (auto-cleared) } \end{aligned}$ |  | MSCKCON[0] | 0x41D | RW-0 |
| SOSCPR | LIRC Period Calibrated by number of HIRC clocks |  | SOSCPR[11:0] | 0x41F[3:0] <br> 0x41E[7:0] | RW-FFF |
| TUN | Internal HIRC frequency tunable register |  | OSCTUNE[6:0] | 0x98 | RW-xxxx xxxx |
| TKEN | Touch Clock module | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | PCKEN[7] | 0x9A | RW-0 |
| I2CEN | I2C Clock module |  | PCKEN[6] |  | RW-0 |
| UARTEN | USART Clock module |  | PCKEN[5] |  | RW-0 |
| SPICKEN | SPI Clock module |  | PCKEN[4] |  | RW-0 |
| TIM4EN | Timer4 Clock module |  | PCKEN[3] |  | RW-0 |
| TIM2EN | Timer2 Clock module |  | PCKEN[2] |  | RW-0 |
| TIM1EN | Timer1 Clock module |  | PCKEN[1] |  | RW-0 |
| ADCEN | ADC Clock module |  | PCKEN[0] |  | RW-0 |

Table 6-3 Oscillators Control/Status

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt <br> 1 = Enable (PEIE, OSFIE, CKMIE apply) <br> $0=$ Global Shutdown (Wake-Up not affected) |  | INTCON[7] | Bank <br> first <br> address <br> +0x0B | RW-0 |
| PEIE | ```Peripheral Interrupt Enable 1 = Enable (OSFIE, CKMIE apply) 0 = Disable (no Wake-Up)``` |  | INTCON[6] |  | RW-0 |
| OSFIE | External Oscillator <br> Failed Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | INTCON[3] |  | RW-0 |
| OSFIF ${ }^{4}$ | External Oscillator <br> Failed Interrupt Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | INTCON[0] |  | R_W1C-0 |
| CKMIE | LIRC and HIRC cross Calibration Completion Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ | PIE1[1] | 0x91 | RW-0 |
| CKMIF ${ }^{4}$ | LIRC and HIRC cross <br> Calibration Completion Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | PIR1[1] | 0x11 | R_W1C-0 |

Table 6-4 Oscillators Interrupt Enable and Status Bits

### 6.2. Internal Clock Modes (HIRC and LIRC)

Internal high frequency clock (HIRC) is factory calibrated to $16 \mathrm{MHz} @ 2.5 \mathrm{~V} / 25^{\circ} \mathrm{C}$. Typical value of frequency change between chips $< \pm 1.5 \%$ at $2.5-5.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$. The typical temperature variation from ${ }^{-} 40-$ ${ }^{+} 85^{\circ} \mathrm{C}$ is $\pm 2.0 \%$.

HIRC accuracy is calibrated at the wafer level. Packaging may cause the HIRC frequency to drift. There is an option at the downloader to re-calibrate the HIRC. The HIRC frequency trimmed value is stored in the "OSCTUNE" register. Users can change HIRC from the default 16 MHz (tuning). Trimming steps are non-linear ( $\sim 80 \mathrm{kHz}$ ). A rough estimation is as follows:

$$
\text { OSCTUNE[7:0] } \pm N \approx 16000 \pm \mathrm{N} * 80(\mathrm{kHz})
$$

Internal low frequency clock (LIRC) is factory calibrated to 32 kHz . Typical value of frequency change between chips is $< \pm 9.5 \%$ at $2.5-5.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$. The temperature variation from ${ }^{-} 40-{ }^{+} 85^{\circ} \mathrm{C}$ is $< \pm 2.0 \%$.

LIRC and HIRC can be used to cross calibrate each other - A build in hardware uses Timer2 to measure the number of Instruction Clocks (set SysClk to HIRC at 16 MHz ) in one LIRC period ( 32 kHz ).

[^8]

Figure 6-2 Single measurement Timing Diagram

To enable LIRC and HIRC Cross Calibration:

1. Set $\mathrm{MCKCF}=111, \mathrm{SCS}=1$; select SysCIk at 16 MHz HIRC (other settings will have a lower accuracy).
2. Set $\mathrm{CKMAVG}=1 \quad ; 4$ times averaging, choose 0 for no averaging.
3. Set TIM2EN $=1$, T2CEN $=1$; enable Timer2.
4. Set $\mathrm{CKCNTI}=1$; start calibration, automatically Timer2 prescaler $=1$, postscalar $=1$, T2CKSRC = HIRC
5. At the end of the calibration "CKCNTI $=0$ ", "CKMIF $=1$ " automatically.
6. Measured value is stored at SOSCPR;
7. LIRC is 32 kHz and CPU is running at $16 \mathrm{MHz} / 2 \mathrm{~T}$, the ideal matching number is 500 .

Notes:

- Do not write SOSCPRH/L during LIRC and HIRC Cross Calibration.
- Timer2 cannot be used by other peripherals during LIRC and HIRC Cross Calibration.
- LIRC and HIRC Cross Calibration is incompatible with Single Step Debugger mode.
- When CKCNTI = 1, LIRC is automatically turned on and keeps running in SLEEP mode, and only when SYSON = 1 for calibration to run in SLEEP mode.

After power on, LIRC and HIRC Cross Calibration will turn on automatically. At this time, CKCNTI=1, CKMAVG=0, no need to set T2CEN. After the automatic cross calibration is completed, the CKMIF flag will not be set, and the CKCNTI will be reset automatically before TIM2 can be configured or used by other peripherals.

### 6.3. External Clock Modes

### 6.3.1. EC mode

External digital signal connected to OSC1 is the clock source (OSC2 is available for I/O). There is no set up or transition time delay when EC is used for SysClk after a POR or a wake-up from sleep.

### 6.3.2. LP and XT modes

A quartz crystal resonator or ceramic resonator is connected between OSC1 and OSC2 in LP or XT modes.
LP Oscillator mode has the lowest gain setting and current consumption of the three modes (EC, LP and XT). This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the highest gain setting of the internal inverter-amplifier.
After a BOOT or a Wake-Up from Sleep, CPU program execution is suspended during OST counting if the clock source is XT or LP mode. This allows the XT or LP clock to stabilize. OST counts OSC1 (+ve terminal of the crystal input) in XT and LP mode. The number of counts is determined by the initialization configuration register OSTPER. For a 32.768 kHz tuning-fork type crystals the OST time is at least 1 second when OSTPER=32.768.

Notes:

- WDT is held in cleared until OST finished counting.
- Do not write WDTCON / OPTION during OST counting, otherwise unexpected behavior will occur.

Two-Speed Clock Start-up (see "IESO" in Table 6-1) allows instructions execution while OST counts, using the internal oscillator INTOSC as SysClk. It removes the external oscillator start-up time from the time spent awake and can reduce the overall power consumption, especially in cases of frequent SLEEP mode usage. The CPU wakes up from Sleep, performs a few instructions using the INTOSC as SysClk and return to Sleep without having to wait for the primary oscillator to become stable.

Note: Two-Speed Start-up is disabled for EC mode, as the oscillator does not require stabilization time.
Two Speed Start-up sequence

1. After a BOOT or Wake-up from Sleep.
2. INTOSC is used as SysClk for Instructions execution until OST time out.
3. SysClk is held low from the falling edge of INTOSC until the falling edge of the new clock (LP or XT mode).
4. SysClk switches to the external clock source.

The Oscillator Start-up Time-out Status (OSTS) indicates whether the SysClk is running from the external clock source or from the internal clock source. This is an indirect way to find out if the Oscillator Start-up Timer (OST) has timed out for the LP or XT mode when the Two-Speed Clock Start-up mode is on.

Executing a SLEEP instruction will abort the OST, and OSTS will remain " 0 ".
Fail-Safe Clock Monitor (FSCM, enabled by "FSCMEN", see Table 6-1) allows the device to continue operating when the external oscillator fails. The FSCM can detect oscillator failure any time after the

Oscillator Start-up Timer (OST) has expired. The FSCM is applicable to all external oscillator modes (EC, LP and XT ). It is recommended that FSCM be enabled if an external oscillator is used.

An external oscillator is considered fail if it oscillates at $\sim 1 \mathrm{kHz}$ or below. A sample clock is generated by dividing the LIRC by 64. The external clock sets a latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is when an entire half-cycle of the sample clock elapses without the primary clock goes low.

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets OSFIF. Setting OSFIF to 1 will generate an interrupt if OSFIE is enabled. The device hardware can then take steps to mitigate the problems that may arise from a failed clock. The SysClk will continue to be sourced from the internal clock source until the device hardware successfully restarts the external oscillator.

The internal clock source chosen by "FSCM" is determined by "MCKCF". This allows the internal oscillator to be configured before a failure occurs.


Note: LFMOD does not affect the sample clock.
Figure 6-3 FSCM Block Diagram
The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or toggling the SCS. When SCS is toggled, OST is restarted. While OST is running, the device continues to operate from CPU chose INTOSC as Sysclk. When OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be resolved before the OSFIF flag is cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, will not update SCS. The program can monitor OSTS to determine the current SysCIk source.

### 6.4. HIRC, LIRC and EC inter-switching

Figure 6-4 shows the timing during inter-switching. If either HIRC or LIRC is closed prior to switching (to save power) there is an extra oscillator setup delay time, HTS and LTS indicate the status of the corresponding oscillator respectively.


Figure 6-4 Switching from LIRC to HIRC (same principle applies switching among EC, LIRC, HIRC)

## 7. TIMERS

There are 4 Timers including the Watch Dog Timer (WDT).

|  | WDT | Timer1 | Timer2 | Timer4 |
| :---: | :---: | :---: | :---: | :---: |
| Prescaler (bit) | 3 | 16 | 4 (1x, 4x, 16x) | 3 |
| Counter (bit) | 16 | 16 | 16 | 8 |
| Postscaler (bit) | - | - | - | - |
| Clock Sources | - LP <br> - XT <br> - HIRC <br> - LIRC | - EC, LP or XT <br> - HIRC <br> - Sysclk <br> - LIRC <br> - $2 x$ HIRC <br> - $2 x$ (EC, LP or XT) | - EC, LP or XT <br> - HIRC <br> - Sysclk <br> - LIRC <br> - $2 x$ HIRC <br> - $2 x$ (EC, LP or XT) | - LP <br> - XT <br> - HIRC <br> - Sysclk |

Table 7-1 Timers' Resources

Notes: If a Timer's clock source is not the system Clock, set "TxCEN = 0" before changing TMRx.
Any Timer enabled will turn on its clock source automatically. System Clock is disabled at SLEEP so it cannot be used for WDT. When LP / XT / EC Oscillator is selected as Timers' clock source, FOSC must be configured correspondingly, otherwise the oscillator is off and no counting will occur.

In a POR or System-Reset, all Timers' counter and prescaler are reset. The followings will also reset a Timer's counter and prescaler(s):

|  | WDT | Timer1 | Timer2 | Timer4 |
| :---: | :---: | :---: | :---: | :---: |
| Prescaler | - WDT disabled | - Reset mode | - T2CEN = 0 | - T4CEN = 0 |
| Counter | - WDT, OST overflow <br> - Enter/Exit SLEEP <br> - CLRWDT <br> - WDTCON write <br> - WCKSEL write | - T1CNT = T1ARR | - T1CNT=T2ARR | - T4CNT = T4ARR |

Table 7-2 Events reseting a Timers' Counter and Scaler(s)

### 7.1. Watch Dog Timer (WDT)

WDT is used to "Wake-Up from SLEEP" or "System-Reset if the CPU suspend". WDT counts the number of clock cyles to a pre-set number until overflow.

- In SLEEP mode, a WDT overflow will trigger a Wake-up. The CPU will resume operation from where it is before SLEEP. This is not an Interrupt nor System-Reset event.
- In non-SLEEP mode, a WDT overflow will trigger a System-Reset and BOOT (see Section 4 System-Reset).


Figure 7-1 Block Diagram of WDT

The WDT will overflow after a WatchDog-Time: WDT-Period x WDT-Prescaler / WDT Clock Frequency.
For a given Clock Source, WatchDog-Time step is a continuous multiple due to the binary nature of the WDT Prescalar. Using LIRC as clock source, the maximum settable time before WDT overflows is

$$
2^{16} \times 2^{7} / 32 \mathrm{kHz}=\sim 262 \text { seconds }
$$

### 7.1.1. Summary of WDT Related Registers

| Name | Functions | Default |
| :---: | :---: | :---: |
| WDTE | WDT <br> - Enable (Instructions can not be disabled) <br> - Instruction controlled (SWDTEN) | SWDTEN control |

Table 7-3 BOOT Level WDT Selectors

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| WCKSEL | WDT Clock Sources $\begin{aligned} & 00=\text { LIRC } \\ & 01=\text { HIRC } \\ & 10=\text { LP }(\text { only FOSC in LP or INTOSCIO mode*) } \\ & 11=\text { XT }(\text { only FOSC in XT or INTOSCIO mode*) } \end{aligned}$ *Otherwise misconfigured, no WDT Clock Source | MISC0[1:0] | 0x11C | RW-00 |
| WDTPRE |  WDT Prescaler <br> $000=1$ $100=16$ <br> $001=2$ $101=32$ <br> $010=4$ $110=64$ <br> $011=8$ $111=128$ (default) | WDTCON[7:5] |  | RW-111 |
| WDTPS | WDT Period | WDTCON[4:1] | 0x97 | RW-0100 |
| SWDTEN | 1 = WDT Enables <br> $0=\underline{W D T}$ Disables (if WDTE choosed SWDTEN control) | WDTCON[0] |  | RW-0 |

Table 7-4 Instruction Level WDT Related Registers

### 7.1.2. Configuration and using the WDT

WDTE (BOOT Level) and SWDTEN (Instruction Level) enable the WDT. After a WDT triggered Reset, it will also BOOT.

The WDT prescaler is set by WDTPRE, and the clock source is selected by WCKSEL (default at 32 kHz if the LIRC is selected, regardless of the value of LFMOD). When the WDT enabled, the selected clock source is automatically turned on and will remain active in SLEEP mode.

To stop a WDT overflow, the WDT must be cleared before time expires. Refer to Table 7-2 for events that will clear the WDT. Counting continues after WDT is cleared.

### 7.2. Advanced TIMER1



Figure 7-2 Block Diagram of TIM1
TIM1 Features:

- 16 bit up, down, up/down counting, supporting automatic reload
- Repeat Count
- 16 bit programmable prescaler
- Counting control mode: Internal clock mode, reset mode, gating mode, trigger mode.
- 4-way polarity optional channel support:
$\checkmark$ Input capture
$\checkmark$ Output compare
$\checkmark$ PWM channels with the same period and independent duty cycle (edge or center alignment), 3 channels supporting complementary output and programmable deadband
$\checkmark$ One-pulse output
$\checkmark \quad$ Fault-break function (optional auto-restart)
- Interruption event: update event, input trigger, input capture, output compare, fault-break input
- Support 3 level of register write protection lock setting (T1LOCK)


### 7.2.1. Summary of Timer1 Related Registers

| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | $0 \times 9 \mathrm{~A}$ | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| TIM1CR1 | 0x211 | T1ARPE | T1CMS[1:0] |  | T1DIR | T1OPM | T1URS | T1UDIS | T1CEN | 00000000 |
| TIM1SMCR | 0x213 | - | T1TS[2:0] |  |  | - | T1SMS[2:0] |  |  | -000-000 |
| TIM1IER | $0 \times 215$ | T1BIE | T1TIE | - | T1CC4IE | T1CC3IE | T1CC2IE | T1CC1IE | T1UIE | 00-0 0000 |
| TIM1SR1 | 0x216 | T1BIF | T1TIF | - | T1CC4IF | T1CC3IF | T1CC2IF | T1CC1IF | T1UIF | 00-0 0000 |
| TIM1SR2 | $0 \times 217$ | - | - | - | T1CC4OF | T1CC3OF | T1CC2OF | T1CC1OF | - | ---0 000- |
| TIM1EGR | 0x218 | T1BG | - | - | T1CC4G | T1CC3G | T1CC2G | T1CC1G | - | 0--0 000- |
| TIM1CCMR1 (output mode) |  | - | T1OC1M[2:0] |  |  | T1OC1PE | - | T1CC1S[1:0] |  | -000 0-00 |
| TIM1CCMR1 (input mode) |  | T1IC1F[3:0] |  |  |  | T1IC1PSC[1:0] |  | T1CC1S[1:0] |  | 00000000 |
| TIM1 CCMR2 (output mode) | 0x21A | - | T1OC2M[2:0] |  |  | T1OC2PE | - | T1CC | [1:0] | -000 0-00 |
| TIM1CCMR2 (input mode) |  | T1IC2F[3:0] |  |  |  | T1IC2PSC[1:0] |  | T1CC2S[1:0] |  | 00000000 |
| TIM1CCMR3 (output mode) | 0x21B | - | T1OC3M[2:0] |  |  | T10C3PE | - | T1CC | 1:0] | -000 0-00 |
| TIM1CCMR3 (input mode) |  | T1IC3F[3:0] |  |  |  | T1IC3PSC[1:0] |  | T1CC3S[1:0] |  | 00000000 |
| TIM1CCMR4 (output mode) | 0x21C | - | T1OC4M[2:0] |  |  | T1OC4PE | - | T1C | 1:0] | -000 0-00 |
| TIM1CCMR4 (input mode) |  | T1IC4F[3:0] |  |  |  | T1IC4PSC[1:0] |  | T1CC4S[1:0] |  | 00000000 |
| TIM1CCER1 | 0x21D | T1CC2NP | T1CC2NE | T1CC2P | T1CC2E | T1CC1NP | T1CC1NE | T1CC1P | T1CC1E | 00000000 |
| TIM1CCER2 | $0 \times 21 \mathrm{E}$ | - | - | T1CC4P | T1CC4E | T1CC3NP | T1CC3NE | T1CC3P | T1CC3E | --00 0000 |
| TIM1CNTRH | 0x28C | T1CNT[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1CNTRL | 0x28D | T1CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1PSCRH | 0x28E | T1PSC[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1PSCRL | 0x28F | T1PSC[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1ARRH | 0x290 | T1ARR[15:8] |  |  |  |  |  |  |  | 11111111 |
| TIM1ARRL | $0 \times 291$ | T1ARR[7:0] |  |  |  |  |  |  |  | 11111111 |
| TIM1RCR | 0x292 | T1REP[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR1H | 0x293 | T1CCR1[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR1L | 0x294 | T1CCR1[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR2H | 0x295 | T1CCR2[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR2L | 0x296 | T1CCR2[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR3H | 0x297 | T1CCR3[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR3L | 0x298 | T1CCR3[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR4H | 0x299 | T1CCR4[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM1CCR4L | 0x29A | T1CCR4[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1BKR | 0x29B | T1MOE | T1AOE | T1BKP | T1BKE | T1OSSR | T1OSSI | T1LOCK[1:0] |  | 00000000 |
| TIM1DTR | 0x29C | T1DTG[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM1OISR | 0x29D | - | T1OIS4 | T1OIS3N | T1OIS3 | T1OIS2N | T1OIS2 | T1OIS1N | T1OIS1 | -000 0000 |
| LEBCON | 0x41C | LEBEN | LEBCH[1:0] |  |  | EDGS | BKS[2:0] |  |  | 000-0000 |

Table 7-5 Summary of Timer1 Related Registers(-reserved bit must keep as reset, and cannot be changed)

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1CNT | TIM1 Count value | MSB | TIM1CNTRH[7:0] | 0x28C | RW-0000 0000 |
|  |  | LSB | TIM1CNTRL[7:0] | 0x28D | RW-0000 0000 |
| T1PSC | TIM1Prescaler | MSB | TIM1PSCRH[7:0 <br> ] | 0x28E | RW-0000 0000 |
|  |  | LSB | TIM1PSCRL[7:0] | 0x28F | RW-0000 0000 |
| T1ARR | Auto-reload register for counting period (preload value) <br> Note: When this value is 0 , the counter does not work; | MSB | TIM1ARRH[7:0] | 0x290 | RW-1111 1111 |
|  |  | LSB | TIM1ARRL[7:0] | 0x291 | RW-1111 1111 |
| T1REP | Repeat Count Down |  | TIM1RCR[7:0] | 0x292 | RW-0000 0000 |
| T1CCR1 | Input capture mode: Last capture event (IC1) <br> Captured count value | MSB | TIM1CCR1L[7:0] | 0x293 | RO-0000 0000 |
|  |  | LSB | TIM1CCR1L[7:0] | 0x294 | RO-0000 0000 |
|  | Output compare mode: Output compare value of TIM1_CH1 <br> (Preload value) | MSB | TIM1CCR1H[7:0] | 0x293 | RW-0000 0000 |
|  |  | LSB | TIM1CCR1H[7:0] | 0x294 | RW-0000 0000 |
| T1CCR2 | Input capture mode: Last capture event (IC2) <br> Captured count value | MSB | TIM1CCR2H[7:0] | 0x295 | RO-0000 0000 |
|  |  | LSB | TIM1CCR2L[7:0] | 0x296 | RO-0000 0000 |
|  | Output compare mode: Output compare value of TIM1_CH2 <br> (Preload value) | MSB | TIM1CCR2H[7:0] | 0x295 | RW-0000 0000 |
|  |  | LSB | TIM1CCR2L[7:0] | 0x296 | RW-0000 0000 |
| T1CCR3 | Input capture mode: Last capture event (IC3) <br> Captured count value | MSB | TIM1CCR3H[7:0] | 0x297 | RO-0000 0000 |
|  |  | LSB | TIM1CCR3L[7:0] | 0x298 | RO-0000 0000 |
|  | Output compare mode: Output compare value of TIM1_CH3 <br> (Preload value) | MSB | TIM1CCR3H[7:0] | 0x297 | RW-0000 0000 |
|  |  | LSB | TIM1CCR3L[7:0] | 0x298 | RW-0000 0000 |
| T1CCR4 | Input capture mode: Last capture event (IC4) <br> Captured count value | MSB | TIM1CCR4H[7:0] | 0x299 | RO-0000 0000 |
|  |  | LSB | TIM1CCR4L[7:0] | 0x29A | RO-0000 0000 |
|  | Output compare mode: Output compare value of TIM1_CH4 <br> (Preload value) | MSB | TIM1CCR4H[7:0] | 0x299 | RW-0000 0000 |
|  |  | LSB | TIM1CCR4L[7:0] | 0x29A | RW-0000 0000 |

Table 7-6 Timer1 Period Related Register

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIM1EN | TIM1 Clock module | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | PCKEN[1] | 0x9A | RW-0 |
| SYSON | In SLEEP mode, the Sysclk controlled$\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ |  | CKOCON[7] | 0x95 | RW-0 |
| T1CKSRC |  <br> ${ }^{(4)}$ FOSC should be configured accordingly or in LP/XT/EC mode, otherwise oscillator will not run. |  | TCKSRC[2:0] | 0x31F | RW-000 |
| DTYSEL | TIM1/TIM2 Multiplier Clock Duty Cycle Adjustment Bit <br> $00=2 n s$ delay <br> $10=4$ ns delay <br> $01=3 n s$ delay <br> $11=7 n s$ delay |  | CKOCON[5:4] | 0x95 | RW-10 |
| T1ARPE | Automatic pre-loading of counting cycles$\begin{aligned} & 1=\text { Enable } \begin{array}{l} \text { (T1ARR preload value is loaded when } \\ \text { the update event arrives) } \end{array} \\ & 0=\underline{\text { Disable }} \quad(\text { (T1ARR loaded immediately) } \end{aligned}$ |  | TIM1CR1[7] |  | RW-0 |
| T1CMS | Counter alignment modes <br> $00=$ Edge-aligned mode (Counting direction is determined by T1DIR) <br> 01 = Center-aligned mode1 (T1CCxIF set to 1 when counting down) <br> $10=$ Center-aligned mode2 (T1CCxIF set to 1 when counting up) <br> 11 = Center-aligned mode3 (T1CCxIF is set to 1 for both upward and downward counting) <br> Notes. <br> 1. Center-aligned mode means that the counter counts up and down alternately. <br> 2. Mode switching is allowed only when the counter is disabled (T1CEN=0). |  | TIM1CR1[6:5] | 0x211 | RW-00 |
| T1DIR | Count direction (wh read-only) | T1CMS $\neq 00$, this bit is | TIM1CR1[4] |  | RW-0 |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 1=\text { Up } \\ & 0=\text { Down } \end{aligned}$ |  |  |  |
| T10PM | One-pulse mode <br> 1 = Enable (When the next update event comes, T1CEN will be reset automatically and the counter will stop) <br> $0=$ Disable (The counter does not stop when an update event occurs) | TIM1CR1[3] |  | RW-0 |
| T1URS | Update event source when T1UDIS=0 <br> 1 =Counter overflow/underflow <br> $0=$ Counter overflow/underflow, or Reset Trigger Event | TIM1CR1[2] |  | RW-0 |
| T1UDIS | Generate update event control $\begin{aligned} & 1=\text { Disable } \\ & 0=\text { Enable } \end{aligned}$ | TIM1CR1[1] |  | RW-0 |
| T1CEN | TIM1 Counter <br> 1 = Enable <br> $0=$ Disable | TIM1CR1[0] |  | RW-0 |
| T1TS | Trigger input source of synchronization counter (TRGI) <br> 0xx = Reserved <br> $100=$ Edge detector of channel 1 input TI1 <br> (TI1F_ED) <br> 101 =Channel 1 input after filtering(TI1FP1) <br> $110=$ Channel 2 input after filtering(TI2FP2) <br> 111 = Disables configuration <br> Note: <br> 1. The trigger input source can only be changed when T1SMS=000; <br> 2. See T1CC1P/T1CC2P or T1ETP for polarity of effective edge/active level of trigger input; | TIM1SMCR[6:4] | 0x213 | RW-000 |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| T1SMS | Trigger mode <br> $000=$ Internal clock <br> $100=$ Reset mode <br> (When the active edge of the input is triggered, the counter is cleared and counted again from 0) <br> 101 = Gating mode <br> (Counter counts during triggering input effective level, and stops counting when inactive level is reached, but does not reset) <br> $110=$ Trigger mode <br> (Counter counts and does not reset when triggering the effective edge of input) <br> other $=$ Reserved <br> Note: <br> The trigger input of Gating mode cannot select TI1F ED; | TIM1SMCR[2:0] |  | RW-000 |

Table 7-7 Instruction Level Timer1 Related Control Registers

| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Bit0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TIM1CCMR1 | 0x219 | T1IC1F[3:0] |  |  | T1IC1PSC[1:0] | T1CC1S[1:0] | RW-0000 0000 |  |  |
| TIM1CCMR2 | 0x21A | T1IC2F[3:0] | T1IC2PSC[1:0] | T1CC2S[1:0] | RW-0000 0000 |  |  |  |  |
| TIM1CCMR3 | 0x21B | T1IC3F[3:0] | T1IC3PSC[1:0] | T1CC3S[1:0] | RW-0000 0000 |  |  |  |  |
| TIM1CCMR4 | 0x21C | T1IC4F[3:0] | T1IC4PSC[1:0] | T1CC4S[1:0] | RW-0000 0000 |  |  |  |  |


| Name | Status |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1ICxF | Sampling frequency and digital filter length of channel $x$ input capture |  |  | $\begin{aligned} & \text { TIM1CCMRx[7:4] } \\ & x=1,2,3,4 \end{aligned}$ | $\begin{aligned} & 0 \times 219 / \\ & 0 \times 21 \mathrm{~A} / \\ & 0 \times 21 \mathrm{~B} / \\ & 0 \times 21 \mathrm{C} \end{aligned}$ | RW-0000 |
|  | Value | Sampling frequency $\left(f_{S A}\right.$ mpLing) | Digital filter length N |  |  |  |
|  | 0000 | Fmaster | $\underline{0}$ |  |  |  |
|  | 0001 | Fmaster | 2 |  |  |  |
|  | 0010 | Fmaster | 4 |  |  |  |
|  | 0011 | Fmaster | 8 |  |  |  |
|  | 0100 | Fmaster / 2 | 6 |  |  |  |
|  | 0101 | Fmaster / 2 | 8 |  |  |  |
|  | 0110 | Fmaster / 4 | 6 |  |  |  |


|  | $\begin{aligned} & \hline 0111 \\ & 1000 \\ & 1001 \\ & 1010 \\ & 1011 \\ & 1100 \\ & 1101 \\ & 1110 \\ & 1111 \end{aligned}$ | Fmaster / 4 <br> Fmaster / 8 <br> Fmaster / 8 <br> Fmaster/ 16 <br> Fmaster/ 16 <br> Fmaster/ 16 <br> Fmaster / 32 <br> Fmaster / 32 <br> Fmaster / 32 | $\begin{aligned} & \hline 8 \\ & 6 \\ & 8 \\ & 5 \\ & 6 \\ & 8 \\ & 5 \\ & 6 \\ & 8 \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1ICxPSC | Channel x events trigge $00=1$ presc $01=2$ presc Note: When 00 | ut capture p capture) $\begin{aligned} & 10=4 \\ & 11=8 \end{aligned}$ <br> $C x E=0$, the pr | ler <br> ler <br> is reset to | TIM1CCMRx[3:2] |  | RW-00 |
| T1CC1S ${ }^{1}$ | Channel 1 <br> Mode <br> selection | $00=$ Output <br> $01=$ Input, inp to TIIFP1 <br> $10=$ Input, inp to Tl2FP1 <br> 11 = Input, inp to TRC | is mapped <br> is mapped <br> s mapped | TIM1CCMR1[1:0] | 0x219 | RW-00 |
| T1CC2S ${ }^{2}$ | Channel 2 <br> Mode <br> selection | $00=\underline{\text { Output }}$ <br> $01=$ Input, inp to TI2FP2 <br> $10=$ Input, inp to TI1FP2 <br> 11 = Input, inp to TRC | is mapped <br> is mapped <br> s mapped | TIM1CCMR2[1:0] | 0x21A | RW-00 |
| T1CC3S ${ }^{2}$ | Channel 3 <br> Mode selection | $00=\underline{\text { Output }}$ <br> 01 = Input, inp <br> to TI3FP3 <br> $10=$ Input, inp <br> to T14FP3 <br> 11 = Reserved | is mapped <br> is mapped | TIM1CCMR3[1:0] | 0x21B | RW-00 |

[^9]| T1CC4S ${ }^{2}$ | Channel 4 <br> Mode <br> selection | $00=\underline{\text { Output }}$ <br> $01=$ Input, input pin is mapped to TI3FP4 <br> $10=$ Input, input pin is mapped to TI4FP4 <br> 11 = Reserved | TIM1CCMR4[1:0] | 0x21C | RW-00 |
| :---: | :---: | :---: | :---: | :---: | :---: |

Table 7-8 TIM1CCMRx as Input Configuration Register

| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Bit0 | Reset |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TIM1CCMR1 | $0 \times 219$ | - | T1OC1M[2:0] | T1OC1PE | - | T1CC1S[1:0] | RW--000 <br> $0-00$ |  |  |  |
| TIM1CCMR2 | $0 \times 21 \mathrm{~A}$ | - | T1OC2M[2:0] | T1OC2PE | - | T1CC2S[1:0] | RW--000 <br> $0-00$ |  |  |  |
| TIM1CCMR3 | $0 \times 21 \mathrm{~B}$ | - | T1OC3M[2:0] | T1OC3PE | - | T1CC3S[1:0] | RW--000 <br> $0-00$ |  |  |  |
| TIM1CCMR4 | $0 \times 21 \mathrm{C}$ | - | T1OC4M[2:0] | T1OC4PE | - | T1CC4S[1:0] | RW--000 <br> $0-00$ |  |  |  |


| T10CxM | Channel x Output compare mode |  | Level of reference signal OCxREF |
| :---: | :---: | :---: | :---: |
| 000 | Frozen (no compare) |  | remain unchanged |
| 001 | When T1CNT = CCRx_SHAD |  | 1 |
| 010 | When T1CNT = CCRx_SHAD |  | 0 |
| 011 | When T1CNT = CCRx_SHAD |  | Level reversal |
| 100 | Forced inactive |  | 0 |
| 101 | Forced active |  | 1 |
| 110 | PWM1 mode | T1CNT < CCRx_SHAD | 1 |
|  |  | T1CNT > CCRx_SHAD | 0 |
| 111 | PWM2 mode | T1CNT < CCRx_SHAD | 0 |
|  |  | T1CNT > CCRx_SHAD | 1 |
| Note: The output reference signal OCxREF is active at high level, which together with the polarity selection T1CCxP determines the actual output value of pin OCx; |  |  |  |

Table 7-9 T1OCxM Configured as Output Compare Mode

| Name | Automatic preloading of channel $\times$ Output compare values $1 \text { = Enable }$ <br> (T1CCRx preload values are loaded when the update event arrives) $0=\text { Disable (T1CCRx loaded immediately) }$ <br> Note: It must be enabled under PWM mode, and single pulse mode is optional |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T10CxPE |  |  | $\begin{aligned} & \text { TIM1CCMRx[3] } \\ & x=1,2,3,4 \end{aligned}$ | $\begin{aligned} & 0 \times 219 / \\ & 0 \times 21 \mathrm{~A} / \\ & 0 \times 21 \mathrm{~B} / \\ & 0 \times 21 \mathrm{C} \end{aligned}$ | RW-0 |
| T1CC1S ${ }^{3}$ | Channel 1 <br> Mode selection | $00=\underline{\text { Output }}$ <br> $01=$ Input, input pin is mapped to TI1FP1 <br> $10=$ Input, input pin is mapped to Tl2FP1 <br> $11=$ Input, input pin is mapped to TRC | TIM1CCMR1[1:0] | 0x219 | RW-00 |
| T1CC2S ${ }^{3}$ | Channel 2 <br> Mode selection | $00=\underline{\text { Output }}$ <br> 01 = Input, input pin is mapped to TI2FP2 <br> $10=$ Input, input pin is mapped to TI1FP2 <br> 11 = Input, input pin is mapped to TRC | TIM1CCMR2[1:0] | 0x21A | RW-00 |
| T1CC3S ${ }^{3}$ | Channel 3 <br> Mode selection | $00=\underline{\text { Output }}$ <br> $01=$ Input, input pin is mapped to TI3FP3 <br> 10 = Input, input pin is mapped to TI4FP3 <br> 11 = Reserved | TIM1CCMR3[1:0] | 0x21B | RW-00 |
| T1CC4S ${ }^{3}$ | Channel 4 <br> Mode selection | $00=\underline{\text { Output }}$ <br> $01=$ Input, input pin is mapped to TI3FP4 <br> $10=$ Input, input pin is mapped to TI4FP4 <br> 11 = Reserved | TIM1CCMR4[1:0] | 0x21C | RW-00 |

Table 7-10 TIM1CCMRx as Output Configuration Register

[^10]| Name | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | 地址 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM1CCER1 | T1CC2NP | T1CC2NE | T1CC2P | T1CC2E | T1CC1NP | T1CC1NE | T1CC1P | T1CC1E | 0x21D | RW－0000 0000 |
| TIM1CCER2 | - | - | T1CC4P | T1CC4E | T1CC3NP | T1CC3NE | T1CC3P | T1CC3E | 0x21E | RW－－－00 0000 |


| Name | Functions | Input Capture／Trigger mode $(T 1 C C x S=01 / 10)$ | Output compare mode（ $\mathrm{T} 1 \mathrm{CCxS}=00$ ） |
| :---: | :---: | :---: | :---: |
| T1CCxP | Channel x Input／output polarity selection | 1 ＝Capture／trigger occurs at the falling edge or low level of TIxF <br> $0=$ Capture／trigger occurs at the rising edge or high level of TIXF <br> Note：Only channel 1 and 2 can be selected as input trigger source | $1=O C x$ active at low level <br> $0=\underline{O C x}$ active at high level |
| T1CCxE | Channel x I／O pin function | $\begin{aligned} & 1=\text { Enable input capture/trigger } \\ & \quad \text { function of the pin } \\ & 0=\text { Disable } \end{aligned}$ | 1 ＝Enable the OCx output function of the pin $0=\text { Disable }$ |
| T1CCxNP | Channel x complementary output polarity selection | － | $1=O C x N$ active at low level <br> $0=\underline{O C x N}$ active at high level |
| T1CCxNE | Channel x complementary pinout function | － | 1 ＝Enable the OCxN output function of the pin $0=\text { Disable }$ |
| Note：The channel output level is jointly determined by the values of T1MOE，T1OSSI，T1OSSR，T1OISx，T1OISxN， T1CCxE and T1CCxNE．See Table 7－14。 |  |  |  |

Table 7－11 Timer1 Channel Output and Polarity Selection

| Name | Status |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM1_CH1 | Channel 1 Pin Remapping | 1 = PD1 | $0=\underline{\mathrm{PAO}}$ | AFPO[6] | 0x19E | RW-0 |
| TIM1_CH1N | Channel 1 Complementary <br> Pin Remapping | 1 = PC7 | $0=\underline{\mathrm{PCO}}$ | AFPO[4] |  | RW-0 |
| TIM1_CH2 | Channel 2 Pin Remapping | 1 = PD2 | $0=\underline{\mathrm{PA} 1}$ | AFP1[0] | 0x19F | RW-0 |
| TIM1_CH2N | Channel 2 Complementary Pin Remapping | 1 = PC6 | $0=\underline{\mathrm{PA}}$ | AFP0[3] | 0x19E | RW-0 |
| TIM1_CH3 | Channel 3 Pin Remapping | 1 = PD3 | $0=\underline{\mathrm{PB} 4}$ | AFP1[1] | 0x19F | RW-0 |
| TIM1_CH3N | Channel 3 Complementary <br> Pin Remapping | 1 = PC5 | $0=\underline{\mathrm{PB} 0}$ | AFP0[2] | 0x19E | RW-0 |
| TIM1_CH4 | Channel 4 Pin Remapping | 1 = PD5 | $0=\underline{\text { PB1 }}$ | AFP1[5] | 0x19F | RW-0 |
| TIM1_BKIN | Fault-Break Source Input Remapping | 1 = PD4 | $0=\underline{\mathrm{PB} 3}$ | AFP1[3] |  | RW-0 |

Table 7-12 Timer1 Pin Function Remapping Register

| Name | Control | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| BKS | Fault-Break Source for TIM1 <br> $000=\underline{\text { Disable }}$ <br> $001=$ BKIN pin <br> $010=$ LVD detection <br> 100 = ADC threshold comparison | LEBCON[2:0] | 0x41C | RW-000 |
| T1MOE ${ }^{4}$ | Main output control (Valid only for channels configured as outputs) <br> 1 = Enable (If T1CCxE/T1CCxNE = 1, enable OCx and OCxN outputs) <br> $0=\underline{\text { Disable (Disable OCx and OCxN output or force to }}$ idle state) | TIM1BKR[7] |  | RW-0 |
| T1AOE | Main output auto-control <br> $1=\mathrm{T} 1 \mathrm{MOE}$ is automatically set to 1 when the next update event arrives (when the break input is inactive) or set to 1 by software $0=\underline{\text { T1MOE can only be set to } 1 \text { by software }}$ | TIM1BKR[6] | 0x29B | RW-0 |
| T1BKP | Fault source break input TIM1 BKIN polarity $\begin{aligned} & 1=\text { active at high level } \\ & 0=\text { active at low level } \end{aligned}$ | TIM1BKR[5] |  | RW-0 |

[^11]| T1BKE | break input (BRK) <br> 1 = Enable <br> $0=$ Disable |  |  |  | TIM1BKR[4] | RW-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1OSSR | Output "off state" selection in operating mode (when $\mathrm{T} 1 \mathrm{MOE}=1)$ <br> For details, see Table 7-14 Timer1 Output Control and Status |  |  |  | TIM1BKR[3] | RW-0 |
| T1OSSI | Output "off state" selection in idle mode (when $\mathrm{T} 1 \mathrm{MOE}=0)$ <br> For details, see Table 7-14 Timer1 Output Control and Status |  |  |  | TIM1BKR[2] | RW-0 |
| T1LOCK ${ }^{5}$ | Lock settings (Write protect, prevent software errors) |  |  |  | TIM1BKR[1:0] | RW-00 |
|  | 00 | 01 | 10 | 11 |  |  |
|  | Disable | Locking level 1 | Locking level 2 | Locking level 3 |  |  |
|  | No write protection for registers | T1BKE, <br> T1BKP, <br> T1AOE, <br> T1OISx, <br> T1OISxN, <br> T1DTG | Includes level 1, T1CCxP, T1CCxNP, T1OSSR, T1OSSI | Includes level 2, T10CxM, T10CxPE |  |  |

Table 7-13 Timer1 Main Output Enable, Braking and Locking Level Registers

[^12]| Controls |  |  |  |  | Output Status |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1MOE | T1OSSI | T1OSSR | T1CCxE | T1CCxNE | OCx Output Status | OCxN Output Status |
| 1 | x | 0 | 0 | 0 | OCx $=0$ (Output disabled) | OCxN = 0 (Output disabled) |
|  |  | 0 | 0 | 1 | OCx $=0$ (Output disabled) | OCxN = OCxREF ${ }^{\wedge}$ T1CCxNP |
|  |  | 0 | 1 | 0 | OCx $=$ OCxREF ^ T1CCxP | OCxN = 0 (Output disabled) |
|  |  | 0 | 1 | 1 | OCx = OCxREF ^ T1CCxP + <br> Deadband | OCxN = Complementary signals for OCxREF ^ T1CCxNP + Deadband |
|  |  | 1 | 0 | 0 | OCx = T1CCxP (Output disabled) | OCxN =T1CCxNP (Output disabled) |
|  |  | 1 | 0 | 1 | $O C x=$ T1CCxP | OCxN = OCxREF ^ T1CCxNP |
|  |  | 1 | 1 | 0 | OCx $=$ OCxREF ${ }^{\wedge}$ T1CCxP | OCxN = T1CCxNP |
|  |  | 1 | 1 | 1 | OCx = OCxREF ^ T1CCxP + <br> Deadband | OCxN = Complementary signals for OCxREF ^ T1CCxNP + Deadband |
| 0 | 0 | x | 0 | 0 | OCx = T1CCxP (Output disabled) | OCxN = T1CCxNP (Output disabled) |
|  | 0 |  | 0 | 1 | In deadband: $\mathrm{OCx}=\mathrm{T} 1 \mathrm{CCxP}, \mathrm{OCxN}=\mathrm{T} 1 \mathrm{CCxNP}$ (Output disabled) <br> After deadband: OCx = T1OISx, OCxN = T1OISxN (Output disabled) |  |
|  | 0 |  | 1 | 0 |  |  |
|  | 0 |  | 1 | 1 |  |  |
|  | 1 |  | 0 | 0 | OCx = T1CCxP (Output disabled) | OCxN = T1CCxNP (Output disabled) |
|  | 1 |  | 0 | 1 | In deadband: $\mathrm{OCx}=\mathrm{T} 1 \mathrm{CCxP}, \mathrm{OCxN}=\mathrm{T} 1 \mathrm{CCxNP}$ (Output inactive values) <br> After deadband: OCx = T1OISx, OCxN = T1OISxN |  |
|  | 1 |  | 1 | 0 |  |  |
|  | 1 |  | 1 | 1 |  |  |

Table 7-14 Timer1 Output Control and Status

| Name | Control |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1DTG | Setting of Deadband generator |  |  | TIM1DTR[7:0 ] | 0x29C | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
|  | T1DTG[7:0] | DT(Deadband Duration Time) | $t_{\text {DTG }}$ |  |  |  |
|  | 0xxxxxxx <br> 10xxxxxx <br> 110xxxxx <br> 111xxxxx | $\begin{array}{r} \text { T1DTG[7:0] } \times \mathrm{t}_{\text {DTG }} \\ \left(64+\text { T1DTG[5:0]) } \times \mathrm{t}_{\text {DTG }}\right. \\ \left(32+\text { T1DTG[4:0]) } \times \mathrm{t}_{\text {DTG }}\right. \\ \left(32+\text { T1DTG[4:0]) } \times \mathrm{t}_{\text {DTG }}\right. \end{array}$ | $\mathrm{T}_{\text {Fmaster }}$ (f1) $\begin{array}{r} 2 \times \mathrm{T}_{\text {Fmaster }} \text { (f2) } \\ 8 \times \mathrm{T}_{\text {Fmaster }} \\ 16 \times \mathrm{T}_{\text {Fmaster }} \end{array}$ |  |  |  |
|  | * Fmaster is the clock source of TIM1 eg. When $T_{\text {Fmaster }}=125 \mathrm{~ns}(8 \mathrm{MHz})$,Dead-Time is as follows: |  |  |  |  |  |
|  | T1DTG[7:0] | Dead-Time ( $\mu \mathrm{s}$ ) | Step Time |  |  |  |
|  | $\begin{array}{r} \quad 0 \sim 7 \text { Fh } \\ 80 h \sim \text { BFh } \\ \text { COh } \sim \text { DFh } \\ \text { EOh } \sim \text { FFh } \end{array}$ | $\begin{array}{r} 0 \sim 15.875 \\ 16 \sim 31.75 \\ 32 \sim 63 \\ 64 \sim 126 \end{array}$ | $\begin{aligned} 125 \mathrm{~ns} & \text { (f1) } \\ 250 \mathrm{~ns} & \text { (f2) } \\ 1 \mu \mathrm{~s} & (\mathrm{f} 3) \\ 2 \mu \mathrm{~s} & \text { (f4) } \end{aligned}$ |  |  |  |

Table 7-15 Timer1 Complementary Output Deadband Configuration

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| T1OIS4 | When T1MOE=0, Channel 4(OC4) output in idle state $\begin{aligned} & 1=O C 4 \text { output } 1 \\ & 0=O C 4 \text { output } 0 \end{aligned}$ | TIM1OISR[6] | 0x29D | RW-0 |
| T1OIS3 | When T1MOE=0, Channel $3 / 2 / 1(O C x)$ output in idle state <br> 1 = After Dead-Time, OCx output 1 <br> 0 = After Dead-Time, OCx output 0 | TIM1OISR[4] |  | RW-0 |
| T1OIS2 |  | TIM1OISR[2] |  | RW-0 |
| T1OIS1 |  | TIM1OISR[0] |  | RW-0 |
| T1OIS3N | When T1MOE=0, complementary Channel 3/2/1(OCxN) output in idle state <br> 1 = After Dead-Time, OCxN output 1 <br> 0 = After Dead-Time, OCxN output 0 | TIM1OISR[5] |  | RW-0 |
| T1OIS2N |  | TIM1OISR[3] |  | RW-0 |
| T1OIS1N |  | TIM1OISR[1] |  | RW-0 |

Table 7-16 Timer1 Channel Output Register in Idle Status

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt <br> 1 = Enable <br> (PEIE, T1BIE, <br> T1UIE apply) <br> 0 = Global Shutdo | T1TIE, T1CCxIE, T1CCxG, <br> ake-Up not affected) | INTCON[7] | Bank first addres s+0x0 B | RW-0 |
| PEIE | ```Peripheral Interrupt Enable 1 = Enable (T1BIE, T1BG, T1TIE, T1CCxIE, T1CCxG, T1UIE apply) \(0=\) Disable (no Wake-Up)``` |  | INTCON[6] |  | RW-0 |
| T1BIE | Break Interruption | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM1IER[7] | 0x215 | RW-0 |
| T1BG ${ }^{6}$ | Break software interruption |  | TIM1EGR[7] | 0x218 | WO-0 |
| T1BIF ${ }^{7}$ | Break Interrupt Flag <br> 1 = Active level detected on break input <br> $0=$ No break event |  | TIM1SR1[7] | 0x216 | R_W1C-0 |
| T1TIE | Trigger Interrupt$\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ |  | TIM1IER[6] | 0x215 | RW-0 |
| T1TIF ${ }^{7}$ | $\begin{aligned} & \text { Trigger Interrupt Flag } \\ & 1=\text { Triggered } \\ & 0=\text { No Trigger event } \end{aligned}$ |  | TIM1SR1[6] | 0x216 | R_W1C-0 |
| T1CC4IE | Channel 4 <br> Capture/Compare Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM1IER[4] | 0x215 | RW-0 |
| T1CC3IE | Channel 3 <br> Capture/Compare Interrupt |  | TIM1IER[3] |  | RW-0 |
| T1CC2IE | Channel 2 <br> Capture/Compare Interrupt |  | TIM1IER[2] |  | RW-0 |
| T1CC1IE | Channel 1 <br> Capture/Compare Interrupt |  | TIM1IER[1] |  | RW-0 |
| T1CC4G ${ }^{6}$ | Channel 4 |  | TIM1 EGR[4] | 0x218 | WO-0 |

[^13]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Capture/Compare Software Interrupt |  |  |  |  |
| T1CC3G ${ }^{6}$ | Channel 3 <br> Capture/Compare <br> Software Interrupt |  | TIM1EGR[3] |  | WO-0 |
| T1CC2G ${ }^{6}$ | Channel 2 <br> Capture/Compare <br> Software Interrupt |  | TIM1EGR[2] |  | WO-0 |
| T1CC1G ${ }^{6}$ | Channel 1 Capture/Compare Software Interrupt |  | TIM1EGR[1] |  | WO-0 |
| T1CC4IF ${ }^{7}$ | Channel x Capture/Comp <br> - Output mode: | are Interrupt Flag | TIM1SR1[4] |  | R_W1C-0 |
| T1CC3IF ${ }^{7}$ | $\begin{aligned} & 1=\mathrm{T} 1 \mathrm{CNT} \text { matches } \mathrm{T} 1 \\ & 0=\text { Mismatch } \end{aligned}$ | $C R x$ value | TIM1SR1[3] |  | R_W1C-0 |
| $\mathrm{T1CC2IF}^{7}$ |  |  | TIM1SR1[2] |  | R_W1C-0 |
| T1CC1IF ${ }^{7}$ |  |  | TIM1SR1[1] |  | R_W1C-0 |
| $\mathrm{T1CC4OF}^{7}$ | Channel x Repeat Capt | Interrupt Flag | TIM1SR2[4] |  | R_W1C-0 |
| T1CC3OF $^{7}$ | 1 = Repeated capture oc | curs (when the count value | TIM1的2[3] |  | R_W1C-0 |
| T1CC2OF $^{7}$ | is captured to the | Rx register, T1CCxIF has | TIM1SR2[2] | 0x217 | R_W1C-0 |
| T1CC1OF $^{7}$ | $0=$ No repeated capture |  | TIM1SR2[1] |  | R_W1C-0 |
| T1UIE | Allow update interrupts | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM1IER[0] | 0x215 | RW-0 |
| T1UIF ${ }^{7}$ | Update event interrupt flag | $\begin{aligned} & 1 \text { = Update event occurs } \\ & 0=\text { No update event } \end{aligned}$ | TIM1SR1[0] | 0x216 | R_W1C-0 |

Table 7-17 Timer1 Interrupt Enable and Status Bits

### 7.2.2. Counting basic units



Figure 7-3 Counting basic units
TIM1 base units:

- 16-bit up, down or up/down counter
- 16-bit prescaler
- Repeat counter
- 16-bit auto-reload register

The prescaler, repeat counter, output compare and the auto-reload register consist of the preload register and the shadow register, respectively.

|  | Prescaler | Repeat Counter | Output Compare <br> value | Auto-reload <br> register |
| :---: | :---: | :---: | :---: | :---: |
| Pre-loaded <br> enable | Enabled by default when T1CEN $=1$ | T1OCxPE | T1ARPE |  |
| Pre-loaded <br> Registers | T1PSC[15:0] | T1REP[7:0] | T1CCRx[15:0] | T1ARR[15:0] |

Table 7-18 Update event related preload registers

The prescaled clock (CK_PSC) source is available as follows (see Section 7.2.3 Clock/Trigger Controller).

- Internal clock source (Fmaster)
- Filtered external channel trigger input (TI1FP1, TI2FP2)

The 16-bit prescaler divides the prescaler clock (CK_PSC) by $1 \sim 65536$ to generate the counter clock (CK_CNT).

Frequency division Equation: $\quad \mathrm{f}_{\mathrm{CK} \_\mathrm{CNT}}=\mathrm{f}_{\mathrm{CK} \text { _PSC }} /(\operatorname{PSCR}[15: 0]+1) ; \quad(\mathrm{PSCR}$ is the value of prescaler shadow register)

When T1UDIS=0, update events are allowed to occur. The update event source (see "T1URS") are as follows:

- Counter overflow or underflow (when T1REP=0, please refer to Section 7.2.2.2 Repetition Counter)
- Trigger event is generated in reset mode

When an update event is generated, the update event flag bit T1UIF is set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable control bits (GIE, PEIE and T1UIE).

In addition, depending on the configuration, update events can trigger the following conditions:

1. Related to prescaler, repetition counter, output compare value and auto reload register:
(1) When the counter is enabled (T1CEN $=1$ ) and its corresponding preload is enabled (T1OCxPE / T1ARPE = 1, as in Table 7-18), its shadow register will be updated to the preload value when an update event is generated, as in Figure 7-4.
(2) When the counter is disabled ( $\mathrm{T} 1 \mathrm{CEN}=0$ ), or its corresponding preload is disabled (T1OCxPE / T1ARPE $=0$ ), its shadow register will be updated directly to the preload value.
2. In one-pulse mode, when an update event is generated, the counter is automatically turned off (T1CEN $=0$ ) and the counter stops counting.
3. When the fault-break and the auto output (T1AOE $=1$ ) are enabled, the PWM will resume normal output after an update event is generated when the fault event is withdrawn.


Figure 7-4 Update timing diagram of the preload register under update event

### 7.2.2.1. Count mode

- Up count mode (T1CMS = 00 and T1DIR $=0$ ): Counter counts upward from 0 . When T1CNT = T1ARR, an overflow event is generated, and then the count starts from 0 again.


Figure 7-5 Up count mode

- Down count mode (T1CMS = 00 and T1DIR = 1): The counter starts counting down from the value of T1ARR, generates an underflow event when $\mathrm{T} 1 \mathrm{CNT}=0$, and then starts counting again from the value of T1ARR.


Figure 7-6 Down count mode

- Center-aligned mode (Upward/downward counting, T1CMS $\neq 00$ ): The initial direction of counting depends on the T1DIR register value (as shown in Figure 7-7 and Figure 7-8), and the initial value of counting is T1CNT. If T1DIR is initialized to 0 , the counter starts counting up from T1CNT and generates an overflow event when T1CNT = T1ARR; then the counter starts counting down from the value of T1ARR and generates a downflow event when T1CNT $=0$. And then the counter starts counting up from 0 and keeps repeating the above process.


Figure 7-7 Center-aligned mode (T1DIR initialized to 0)


Figure 7-8 Center-aligned mode (T1DIR initialized to 1)

Example of configuration steps:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC);
2. If necessary, enable the counting cycle preload function (T1ARPE=1);
3. Configure the value of counting cycle (T1ARR);
4. Configure the counting direction as up or down (T1DIR);
5. Configure the count mode as edge-aligned mode or center-aligned mode (T1CMS);
6. Configure prescaler (T1PSC);
7. Enable counter (T1CEN = 1).

Note:

1. It is recommended to read and write the value of counter $\operatorname{T1CNT}[15: 0]$ when the counter is stopped ( $\mathrm{T} 1 \mathrm{CEN}=0$ ) to avoid errors.
2. Software cannot rewrite the T1CMS and T1DIR bits at the same time; when T1CMS $=00$, T1DIR is a readable and writable register; when T1CMS $\neq 00$, T1DIR is a read-only register, and the counting direction is automatically set by hardware after counting is started.
3. In center-aligned mode, it needs to set the initial count value T1CNT $\leq T 1$ ARR.
4. It is necessary to configure the period, output compare value, count mode and other registers first, and configure the prescaler register before enabling the counter (T1CEN $=1$ ).

### 7.2.2.2. Repetition Counter

When the shadow register (RCR) of the 8 -bit repetition counter is not 0 , it will be automatically decremented by 1 when the following events occur:

- Up count mode, per count overflow event;
- Down count mode, per count underflow event;
- Center-aligned mode, per count overflow or underflow event.

The update event (UEV) is generated only when the repetition counter is decremented to 0 , i.e., the frequency of the update event can be set by the repetition counter. In addition, the counting cycle T1ARR, duty cycle T1CCRx and other configurations can be changed in the update event interrupt handler, which is useful when generating a specific number of PWM signals (see Section 7.2.4.2 PWM Mode).

When an update event occurs, its shadow register (RCR) will be automatically updated to the preloaded T1REP value.

Note: When T1REP is configured and its value is not 0 , it is recommended to turn on the Update Event Interrupt after the first update event, and its shadow register (RCR) will be reloaded to the T1REP value only when the next update event (UEV) occurs.


Figure 7-9 Repetition counter timing diagram (when T1REP = 2)

### 7.2.3. Clock/Trigger Controller

The clock/trigger controller includes the counter's clock source, trigger source, and mode control.


Figure 7-10 Clock/trigger controller Block Diagram

### 7.2.3.1. Counter Clock Sources (Fmaster)

When T1SMS $=000$, the counter is driven by the internal clock with the following optional 6 clock sources (see T1CKSRC):

- Sysclk
- $1 x$ or $2 x$ HIRC
- LIRC
- $1 x$ or $2 x$ external clock (Valid only if FOSC is configured to LP, XT or EC mode accordingly.)


### 7.2.3.2. Counter trigger source

When T1SMS = 100/101/110 (Slave mode), the counter is driven by the trigger source (TRGI), and its optional 3 trigger event sources (see T1TS) are as follows:

- Channel 1 Input Edge Detector for TI1 (TIIF_ED)
- Filtered Channel 1 Input (TI1FP1)
- Filtered Channel 2 Input (TI2FP2)


## Note:

1. See T1CC1P/T1CC2P for the polarity of the active edge/active level of the trigger input;
2. When a trigger event occurs, the trigger interrupt flag T1TIF is set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable control bits (GIE, PEIE and T1TIE).

### 7.2.3.3. Counting control mode

The TIM1 counting control mode (refer to T1SMS) allows, in addition to the internal clock mode, to select the reset mode, the gating mode and the trigger mode when configured as input capture mode.

- Internal Clock Mode (T1SMS = 000):

The counter is driven by the internal clock (Fmaster).

- Reset Mode (T1SMS = 100):

The counter starts to count normally driven by the internal clock until a active edge occurs on the trigger input (TRGI), at which t point the counter is cleared and starts counting again from 0 . At the same time, the trigger flag T1TIF is set. In addition, when T1UDIS $=0$ and T1URS $=0$, an update event will be generated.


Figure 7-11 Reset mode, counter timing diagram (channel TI1 is selected and the active edge of the trigger input is the rising edge)

- $\quad$ Gating $\operatorname{Mode}(T 1 S M S=101):$

The counter is driven to count by the internal clock during the active level of the trigger input (TRGI), and stops counting during the inactive level, but does not reset. Trigger flag T1TIF is set when the counter starts or stops.


Figure 7-12 Gating mode, counter timing diagram (select Channel TI1 and trigger input active level is low)

- $\quad$ Trigger Mode (T1SMS = 110):

The counter is driven by the internal clock on the active edge of the trigger input (TRGI) and is not reset. At the same time, the trigger flag T1TIF is set.


Figure 7-13 Trigger mode, counter timing diagram (select Channel Tl 2 and the active edge of the trigger input is the rising edge)

Example of configuration steps for control modes:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC).
2. Configure the selected channel port as the input (TRISx =1);
3. Configure input capture sampling frequency and filter length for Channel $x$ (T1ICxF);
4. Configure input capture prescaler for Channel $\times$ (T1ICxPSC);
5. Select the input capture channel (T1CC1S/T1CC2S) as needed;
6. Configure the active edge or active level of the trigger input (T1CC1P/T1CC2P);
7. Select the counting control mode as reset mode, gating mode or trigger mode (T1SMS), and select the trigger input source (T1TS);
8. Enable counter (T1CEN = 1);

Program Example 1 (Take Gating mode as an example, please see the timing diagram shown in Figure 7-12):

BANKSEL PCKEN
BSR PCKEN,0 ; Enable TIM1 module clock
BANKSEL TCKSRC
LDWI 01H
STR TCKSRC
BANKSEL TRISA
LDWI 01H
STR TRISA
; Configure Channel1 PORT PAO as input
BANKSEL TIM1CCMR1
LDWI 01H
STR TIM1CCMR1 ; Configure Channel1 input capture filter length, prescaler, and the input
pin is mapped on TI1FP1
LDWI 55H
STR TIM1SMCR ; Configure TIM1 as gating control mode, trigger source is TI1FP1
LDWI 03H
STR TIM1CCER1
BANKSEL TIM1CR1
BSR TIM1CR1,0
BTSS TIM1SR1,6
; Select TIM1 clock source as HIRC

LJUMP \$-1
BCR TIM1SR1,6 ; Clear the trigger interrupt flag bit

### 7.2.4. Capture/Compare Channels

The CH1~4 PORTS of TIM1 can be configured as Input Capture or Output Compare function (see the T1CCxS bit of the multiplexing register TIM1CCMRx).


Figure 7-14 Capture /Compare Channel1 Block Diagram

The T1CCRx registers consist of a preload register and a shadow register. Read/Write process only operate on preload registers.

- In Input Capture mode:

T1CCRx[15:0] is a read-only register. When a capture event occurs, the captured counter value is written to the shadow register and then copied into the T1CCRx preload register

When reading the T1CCRx[15:0] register, the MSB must be read first, followed by the LSB. When the MSB are read, the preload register is frozen, and then the correct LSB can be read. The preload register can only be updated to the latest captured value after the LSB are read.

- In Output Compare mode:

T1CCRx[15:0] is a readable and writable register. During Write operation, the T1CCRx preload register value is copied into the shadow register (see Section 7.2.2), and then the content of the shadow register is compared with the counter. The value read during Read operation comes from the preload register.

### 7.2.4.1. Input capture mode



Figure 7-15 Input capture channel Block Diagram
In input capture mode, when an input capture event occurs in channel $x$, the current count value will be captured into the T1CCRx[15:0] register, and the input capture flag T1CCxIF will be set. If an input capture event occurs again while T1CCxIF remains 1, the repeat capture flag bit T1CCxOF will be set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE and T1CCxIE). In addition, the input capture software interrupt T1CCxG can be enabled to trigger an interrupt.

The input capture sources for each channel of TIM1 (see T1CCxS) are as follows:

| T1CCxS | Channel1 | Channel2 | Channel3 | Channel4 |
| :---: | :---: | :---: | :---: | :---: |
| 01 | TI1FP1 | TI2FP2 | TI3FP3 | TI4FP4 |
| 10 | TI2FP1 | TI1FP2 | TI4FP3 | TI3FP4 |
| 11 | TRC | TRC | - | - |

Table 7-19 Input capture sources for each channel

Note: When the capture source of channel $x(x=1 / 2 / 3 / 4)$ is selected as the input capture signal of the corresponding I/O of other channels, the other channels need to be set as inputs. For example, if channel 1 selects TI2FP1 (T1CC1S = 10), channel 2 must be set as input (T1CC2S = 01 or 10); channel 3 and channel 4 as above.

| Signal Name | Detailed description |
| :---: | :--- |
| TIM1_CH1/2/3/4 | I/O input corresponding to Channel1/2/3/4 |
| IC1/2/3/4 | Capture source via selected channel |
| TI1FP1 | Channel1 corresponds to the input capture signal of the I/O, as one of <br> the capture sources of Channel1 |
| TI1FP2 | Channel1 corresponds to the input capture signal of I/O, as one of the <br> capture sources of Channel2 |
| TI2FP2 | Channel2 corresponds to the input capture signal of the I/O as one of <br> the capture sources of Channel2 |
| TI2FP1 | Channel2 corresponds to the input capture signal of I/O, as one of the <br> capture sources of Channel1 |
| TI3FP3 | Channel3 corresponds to the input capture signal of the I/O as one of <br> the capture sources of Channel3 |
| TI3FP4 | Channel3 corresponds to the input capture signal of I/O, as one of the <br> capture sources of channel4 |
| TI4FP4 | Channel4 corresponds to the input capture signal of I/O, as one of the <br> capture sources of channel4 |
| TI4FP3 | Channel4 corresponds to the input capture signal of I/O, as one of the <br> capture sources of Channel3 |
| TRC | Channel1 corresponds to the input double-edge capture signal of I/O, <br> as one of the capture sources of channels 1 and 2 |

Table 7-20 Input Capture Signal Description

Example of configuration steps for an input capture channel:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC).
2. Configure the selected channel PORT as the input (TRISx $=1$ ).
3. Select input capture source (T1CCxS).
4. Configure the polarity of the capture source (T1CCxP).
5. Configure the capture sampling frequency and filter length of channel $x$ (T1ICxF[3:0]) and capture prescaler (T1IC1PSC[1:0]).
6. Input capture interrupts (GIE, PEIE, T1CCxIE) can be enabled as needed.
7. Enable capture channel $(T 1 C C x E=1)$.
8. Enable counter $(\mathrm{T} 1 \mathrm{CEN}=1)$.

| T11 Capture |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| COUNTER | 30 | 31 | 32 | 33 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| CCR1_SHAD | D | 10 |  |  |  |  |  |  |  |  |  |  |  |  |
| T1CCRx[15 | 0] | 1 |  |  |  |  |  | 33 |  |  |  |  |  |  |

Figure 7-16 Input Capture Timing Diagram

PWM signal measurement application: the cycle and duty cycle of PWM signal can be measured by using input capture mode and reset mode, and selecting the input capture source of two channels as the PWM signal input of the same channel.


IC1: Measuring PWM period (reset mode)
IC2: Measuring PWM duty cycle

Figure 7-17 Schematic Diagram of Measuring PWM Signal
Example of configuration steps to measure PWM:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC);
2. Configure the PORT corresponding to Channel1/2 as input (TRIS $x=1$ );
3. Select the input capture source (T1CCxS), map IC1 of Channel1 to TI1FP1, and map IC2 of Channel2 to TI2FP1;
4. Configure the polarity of the capture source, configure Channel1 as rising edge $(\mathrm{T} 1 \mathrm{CC} 1 \mathrm{P}=0)$ and Channel2 as falling edge ( $\mathrm{T} 1 \mathrm{CC} 2 \mathrm{P}=1$ );
5. Configure capture sampling frequency and filter length (T1ICxF[3:0] $=0000$ ), capture prescaler (T1IC1PSC[1:0] = 00);
6. Configure the counting control mode as reset mode (T1SMS = 101), and the counting trigger source as TI1FP1 (T1TS = 101);
7. Enable the input capture function of Channel1 and Channel2 (T1CC1E=1 and T1CC2E=1);
8. Enable counter $($ T1CEN $=1)$;

Note: Since the capture edge precedes the reset trigger source by two count clock cycles, in order to obtain an accurate measurement value, the software needs to do the following:

- When Prescaler $=0$, PWM period $=$ T1CCR1H/L +2 , Duty Cycle $=$ T1CCR2H/L +2 .
- $\quad$ When Prescaler $=1, \mathrm{PWM}$ period $=$ T1CCR1H/L+1, Duty Cycle $=$ T1CCR2H/L+1.
- When Prescaler $\geq 1$, PWM period $=$ T1CCR1H/L, Duty Cycle $=$ T1CCR2H/L.


Figure 7-18 Timing diagram for measuring PWM signal

### 7.2.4.2. Output compare mode



Figure 7-19 Block Diagram of Output Compare Channel

The output compare module compares the count value (T1CNT) with the comparison value (shadow register CCRx_SHAD), first generates the output reference signal OCxREF (active high), and then sends it to the Deadband generation module or break module, and then outputs the waveform to the port (see Table 7-14) through polarity selection and other output controls (see T1MOE, T1OSSI, T1OSSR, T1CCxE and T1CCxNE).

The reference signal OCxREF can be configured to 8 output modes through T1OCxM[2:0] (see Table 7-9):

1. Frozen mode $(T 1 O C x M=000)$ : OCxREF value remains unchanged.
2. Active level on match $(T 1 O C x M=001): ~ O C x R E F=1$ when T1CNT $=C C R x$ SHAD.
3. Inactive level on match $(T 1 O C x M=010)$ : $O C x R E F=0$ when $T 1 C N T=C C R x \_S H A D$.
4. Toggle on match $(T 1 O C x M=011)$ : When $T 1 C N T=C C R x \_S H A D$, the OCxREF value is reversed.
5. Forced inactive $(T 1 O C x M=100)$ : OCxREF is always 0 .
6. Forced active (T1OCxM = 101): OCxREF is always 1 .
7. $\mathrm{PWM1}$ mode $(\mathrm{T} 1 \mathrm{OCxM}=110)$.

When T1CNT < CCRx_SHAD, OCxREF = 1 ; when T1CNT > CCRx_SHAD, OCxREF $=0$.
8. PWM 2 mode $(\mathrm{T} 1 \mathrm{OCxM}=111)$.

When T1CNT < CCRx_SHAD, OCxREF = 0; when T1CNT > CCRx_SHAD, OCxREF $=1$.

When T1CNT matches CCRx_SHAD, the output compare flag T1CCxIF is set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE, T1CCxIE). In addition, the output compare software Interrupt T1CCxG, can be enabled to trigger an interrupt.

Configuration steps for the output compare channel:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC).
2. Configure the PORT corresponding to the channel as an output (TRISx=0).
3. Configure the cycle (T1ARR) and comparison value (T1CCRx) of the output waveform.
4. Configure output compare mode (T1OCxM) and output polarity (T1CCxP).
5. Output compare interrupts (GIE, PEIE, T1CCxIE) can be enabled as needed.
6. Enable output compare channel (T1CCxE =1).
7. Enable the main output automatic control $(\mathrm{T} 1 \mathrm{AOE}=1)$, that is, the hardware will automatically enable the main output (T1MOE) when an update event occurs.
8. Enable the counter $(\mathrm{T} 1 \mathrm{CEN}=1)$.

Note: It is recommended to configure the output compare value T1CCRx $\leq$ the counting cycle value T1ARR.


Figure 7-20 Output Timing Diagram with Active Level on Match


Figure 7-21 Output Timing Diagram when Toggle on Match


Figure 7-22 Output Timing Diagram in PWM2 Mode

PWM Mode - PWM1/PWM2 cycle is determined by T1ARR and the duty cycle is determined by T1CCRx.
Equation 7-1 PWM1/2 Cycle $=($ T1ARR +1$){ }^{*} T_{\text {CK_CNT }}$
Equation 7-2 $\quad P W M 1 / 2$ Duty Cycle $=$ T1CCR $\div(T 1 A R R+1)$
TIM1_CH1/2/3/4 channels can independently enable output PWM signal, among which $\mathrm{CH} 1 / 2 / 3$ have complementary output function. The polarity of the output signal as well as the complementary output signal is optional (see T1CCxP/ T1CCxNP). When the output channel and the complementary output channel are enabled simultaneously ( $\mathrm{T} 1 \mathrm{CCxE}=1, \mathrm{~T} 1 \mathrm{CCxNE}=1$ ), the Deadband function will be automatically enabled, and the Dead-Time can be set(see T1DTG), i.e. whenever the falling edge of output signal (OCx or complementary output OCxN) occurs, the rising edge of the other signal will be delayed by the length of deadband.

Note: In PWM mode, the auto-preload function of channel $x$ duty cycle must be enabled (T1OCxPE = 1);


Figure 7-23 Complementary Output with Deadband Timing Diagram


Figure 7-24 Positive Output with Deadband Timing Diagram

When the pulse time of the OCxREF output is shorter than the deadband, a certain pulse signal may be covered by the deadband, resulting in the output unchanged


Figure 7-25 Complementary Output Covered by Deadband Timing Diagram


Figure 7-26 Positive Output Covered by Deadband Timing Diagram
The PWM mode is used in conjunction with functions such as repetition counter, update event, cycle preload, and duty cycle preload to generate a specific number of PWM signals.


Figure 7-27 Timing Diagram of Outputting 3 Specific PWMs by Repeation Counter
Program Example:
BANKSEL PCKEN
BSR PCKEN,0 ; Enable TIM1 module clock
BANKSEL INTCON
LDWI COH
STR INTCON
; Enable global and peripheral interrupts
BANKSEL TCKSRC
LDWI 01H
STR TCKSRC
; Select TIM1 clock source as HIRC
BANKSEL TRISA
LDWI OOH
STR TRISA ; Configure Channel1 PORT PA0 as output
BANKSEL TIM1ARRL
LDWI 1FH
STR TIM1ARRL
; Configure the output waveform cycle to 32
LDWI 10H
STR TIM1CCR1L ; Configure the output waveform duty cycle to 16

## LDWI 02H

STR TIM1RCR ; Configure the repetition counter to 2
BANKSEL TIM1CCMR1
LDWI 7OH
STR TIM1CCMR1
; Configure Channel1 as PWM2 mode output
BSR TIM1IER,0
; Enable update event interrupt
LDWI 01H
STR TIM1CCER1
; Enable Channel1 and select polarity
BANKSEL TIM1BKR
BSR TIM1BKR,6
; Turn on the main output auto-enable bit
BANKSEL TIM1CR1
LDWI 81H
STR TIM1CR1
; Enable cycle preload function and enable counter
INT :
BANKSEL TIM1ARRL
LDWI 14H
STR TIM1ARRL
; Reconfigure the output waveform cycle to 20
One-Pulse Mode - In One-Pulse Mode (T1OPM = 1), when the next update event occurs, the hardware turns off the counter enable ( $\mathrm{T} 1 \mathrm{CEN}=0$ ) automatically and the counter stops counting.

To generate a correct pulse, the initial value (T1CNT) of the counter must be different from the comparison value (T1CCRx). That is, the following configurations must be met before starting counting:

- Up count mode: T1CNT < T1CCRx $\leq$ T1ARR
- Down count mode: T1CNT > T1CCRx


Figure 7-28 Schematic diagram of One-Pulse application
The One-Pulse mode can cooperate with the trigger mode to generate a One-Pulse output at a specific time point, as shown in the figure above. The configuration steps are as follows:

1. Enable the TIM1 module clock (TIM1EN = 1), and select the TIM1 clock source (T1CKSRC).
2. Configure the PORT corresponding to Channel2 as input and the PORT corresponding to Channel1 as
output.
3. Map the input of Channel2 to TI2FP2 $(\mathrm{T} 1 \mathrm{CC} 2 \mathrm{~S}=01)$ and select it as rising edge capture $(\mathrm{T} 1 \mathrm{CC} 2 \mathrm{P}=0)$.
4. Configure the counting control mode as trigger mode ( $\mathrm{T} 1 \mathrm{SMS}=110$ ), and select TI2FP2 (T1TS = 110) as the trigger source.
5. Configure Channel1 as an output channel (T1CC1S $=00$ ).
6. Configure Channel1 as PWM2 mode in output compare mode ( $\mathrm{T} 1 \mathrm{OC} 1 \mathrm{M}=111$ ), with output polarity configured as active at high level $(\mathrm{T} 1 \mathrm{CC} 1 \mathrm{P}=0)$.
7. Enable the input capture function of Channel2 $(T 1 C C 2 E=1)$ and the output compare function of Channel1 (T1CC1E).
8. Enable the main output automatic control $(\mathrm{T} 1 \mathrm{AOE}=1)$, that is, the hardware will automatically enable the main output (T1MOE) when an update event occurs.
9. Enable the counter $(\operatorname{T1CEN}=1)$.

### 7.2.4.3. Fault-Break function

All 4 PWMs support Fault-Break function. When the break input function is enabled (T1BKE =1), PWM will output a preset condition according to its setting upon a Fault-break event. The PWM will be in this condition as long as the break condition is valid.

Fault-Break event of TIM1 can be one of the followings (see BKS):

- BKIN Event
- LVD Event
- ADC Threshold Comparison Event

When a Fault-Break event occurs, the PWM Output and Complementary Output status (see Table 7-14) are as follows:

- If the clock source of TIM1 is disabled, T1MOE will be cleared asynchronously, forcing the output to be inactive;
- If the clock source of TIM1 is enabled, T1MOE will be cleared asynchronously, the output will be in an inactive state during the deadband, and will be in an idle state after the deadband (in this case, the real deadband is 2 CK_CNT clocks longer than the setting value);

Meanwhile, the break interrupt flag T1BIF is set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE, T1BIE). In addition, the break software interrupt T1BG can be enabled to trigger an interrupt.

After the Fault event is cancelled, if the main output automatic control T1AOE $=1$, then T1MOE will be automatically set by hardware when the next update event (UEV) arrives (2 CK_CNT clocks need to be synchronized), and the PWM will resume normal output. Otherwise, T1MOE needs to be set by software to resume the output.


Figure 7-29 PWM Auto-Restart Diagram

### 7.3. General-purpose TIMER2



Figure 7-30 TIM2 Block Diagram
TIM2 features:

- 16 -bit up counter supporting auto-reload;
- 4-bit programmable prescaler;
- 3 channels with selectable polarity support:
$\checkmark$ Input capture
$\checkmark$ Output compare
$\checkmark \quad$ Same cycle, independent duty cycle PWM channels
$\checkmark \quad$ One-Pulse mode
- Interrupt events: Update event, input capture, output compare.


### 7.3.1. Summary of Timer2 Related Registers

| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | 0x9A | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| TIM2CR1 | 0x30C | T2ARPE | - | - | - | T2OPM | T2URS | T2UDIS | T2CEN | 0--- 0000 |
| TIM2IER | 0x30D | - | - | - | - | T2CC3IE | T2CC2IE | T2CC1IE | T2UIE | ---- 0000 |
| TIM2SR1 | 0x30E | - | - | - | - | T2CC3IF | T2CC2IF | T2CC1IF | T2UIF | ---- 0000 |
| TIM2SR2 | 0x30F | - | - | - | - | $\begin{gathered} \mathrm{T} 2 \mathrm{CC} 3 \mathrm{O} \\ \mathrm{~F} \end{gathered}$ | $\begin{gathered} \mathrm{T} 2 \mathrm{CC} 2 \mathrm{O} \\ \mathrm{~F} \end{gathered}$ | $\begin{gathered} \mathrm{T} 2 \mathrm{CC} 10 \\ \mathrm{~F} \end{gathered}$ | - | ---- 000- |
| TIM2EGR | 0x310 | - | - | - | - | T2CC3G | T2CC2G | T2CC1G | T2UG | ---- 0000 |
| TIM2CCMR1 (output mode) | $0 \times 311$ | - | T2OC1M[2:0] |  |  | $\begin{gathered} \mathrm{T} 2 \mathrm{OC} 1 \mathrm{P} \\ \mathrm{E} \end{gathered}$ | - | T2CC1S[1:0] |  | -000 0-00 |
| TIM2CCMR1 (input mode) |  | T2IC1F[3:0] |  |  |  | T2IC1PSC[1:0] |  | T2CC1S[1:0] |  | 00000000 |
| TIM2CCMR2 (output mode) | 31 | - | T2OC2M[2:0] |  |  | $\begin{gathered} \mathrm{T} 2 \mathrm{OC} 2 \mathrm{P} \\ \mathrm{E} \end{gathered}$ | - | T2CC2S[1:0] |  | -000 0-00 |
| TIM2CCMR2 (input mode) |  | T2IC2F[3:0] |  |  |  | T2IC2PSC[1:0] |  | T2CC2S[1:0] |  | 00000000 |
| TIM2CCMR3 (output mode) | $0 \times 313$ | - | T2OC3M[2:0] |  |  | $\begin{gathered} \text { T2OC3P } \\ E \end{gathered}$ | - | T2CC3S[1:0] |  | -000 0-00 |
| TIM2_CCMR3 (input mode) |  | T2IC3F[3:0] |  |  |  | T2IC3PSC[1:0] |  | T2CC3S[1:0] |  | 00000000 |
| TIM2CCER1 | 0x314 | - | - | T2CC2P | T2CC2E | - | - | T2CC1P | T2CC1E | --00 --00 |
| TIM2CCER2 | 0x315 | - | - | - | - | - | - | T2CC3P | T2CC3E | ------00 |
| TIM2CNTRH | $0 \times 316$ | T2CNT[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM2CNTRL | $0 \times 317$ | T2CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM2PSCR | $0 \times 318$ | - | - | - | - | T2PSC[3:0] |  |  |  | ---- 0000 |
| TIM2ARRH | 0x319 | T2ARR[15:8] |  |  |  |  |  |  |  | 11111111 |
| TIM2ARRL | 0x31A | T2ARR[7:0] |  |  |  |  |  |  |  | 11111111 |
| TIM2CCR1H | 0x31B | T2CCR1[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM2CCR1L | 0x31C | T2CCR1[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM2CCR2H | 0x31D | T2CCR2[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM2CCR2L | 0x31E | T2CCR2[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM2CCR3H | 0x29E | T2CCR3[15:8] |  |  |  |  |  |  |  | 00000000 |
| TIM2CCR3L | 0x29F | T2CCR3[7:0] |  |  |  |  |  |  |  | 00000000 |

Table 7-21 Summary of Timer2 Related registers (Reserved bits must remain as the reset value and cannot be changed)

Fremont Micro Devices

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T2CNT | TIM2 Count Value | MSB | TIM2CNTRH[7:0] | 0x316 | RW-0000 0000 |
|  |  | LSB | TIM2CNTRL[7:0] | 0x317 | RW-0000 0000 |
| T2PSC | TIM2 Prescaler |  | TIM2PSCR[3:0] | 0x318 | RW-0000 |
| T2ARR | Auto-reload Register for Counting Cycles (Preload value) <br> Note: When the value is 0 , the counter does not work; | MSB | TIM2ARRH[7:0] | 0x319 | RW-1111 1111 |
|  |  | LSB | TIM2ARRL[7:0] | 0x31A | RW-1111 1111 |
| T2CCR1 | Input Capture Mode: Last Capture Event (IC1) <br> Captured count value | MSB | TIM2CCR1H[7:0] | 0x31B | RO-0000 0000 |
|  |  | LSB | TIM2CCR1L[7:0] | 0x31C | RO-0000 0000 |
|  | Output Compare Mode: output compare value of TIM2_CH1 <br> (Preloaded value) | MSB | TIM2CCR1H[7:0] | 0x31B | RW-0000 0000 |
|  |  | LSB | TIM2CCR1L[7:0] | 0x31C | RW-0000 0000 |
| T2CCR2 | Input Capture Mode: Last Capture <br> Event (IC2) <br> Captured count value | MSB | TIM2CCR2H[7:0] | 0x31D | RO-0000 0000 |
|  |  | LSB | TIM2CCR2L[7:0] | 0x31E | RO-0000 0000 |
|  | Output Compare Mode: output compare value of TIM2_CH2 <br> (Preloaded value) | MSB | TIM2CCR2H[7:0] | 0x31D | RW-0000 0000 |
|  |  | LSB | TIM2CCR2L[7:0] | 0x31E | RW-0000 0000 |
| T2CCR3 | Input Capture Mode: Last Capture Event (IC3) <br> Captured count value | MSB | TIM2CCR3H[7:0] | 0x29E | RO-0000 0000 |
|  |  | LSB | TIM2CCR3L[7:0] | 0x29F | RO-0000 0000 |
|  | Output compare mode: output compare value of TIM2_CH3 (Preloaded value) | MSB | TIM2CCR3H[7:0] | 0x29E | RW-0000 0000 |
|  |  | LSB | TIM2CCR3L[7:0] | 0x29F | RW-0000 0000 |

Table 7-22 Timer2 Period Related Registers

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| TIM2EN | TIM2 Clock <br> 1 = Enable <br> $0=$ Disable | PCKEN[2] | 0x9A | RW-0 |
| SYSON | In SLEEP mode, the system clock controls $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | CKOCON[7] | 0x95 | RW-0 |
| T2CKSRC | Timer2 Clock Source (Fmaster) $\begin{array}{ll} 000=\text { Sysclk } & 100=2 x(\text { XT or EC })^{(*)} \\ 001=\text { HIRC } & 101=\text { LIRC }^{(*)} \\ 010=\text { XT or EC }{ }^{(*)} & 110=\text { LP or EC }^{(*)} \\ 011=2 \times \text { HIRC } & 111=2 x\left({\text { LP or EC })^{(0)}}^{(0)}\right. \end{array}$ <br> ${ }^{(*)}$ FOSC should be configured in LP/XT/EC mode accordingly, otherwise the oscillator will not run. | TCKSRC[6:4] | 0x31F | RW-000 |
| DTYSEL | TIM1/TIM2 Multiplier Clock Duty Cycle Adjustment Bit $\begin{array}{ll} 00=2 \text { ns delay } & 10=4 \mathrm{~ns} \text { delay } \\ 01=3 \text { ns delay } & 11=7 \mathrm{~ns} \text { delay } \end{array}$ | CKOCON[5:4] | 0x95 | RW-10 |
| T2ARPE | Auto-Preload of Count Cycles $1 \text { = Enable }$ <br> (The T2ARR preload value is loaded when the update event arrives) $0=\text { Disable (T2ARR is loaded immediately) }$ | TIM2CR1[7] |  | RW-0 |
| T2OPM | One-Pulse mode <br> 1 = Enable (when the next update event comes, T2CEN is automatically cleared and the counter is stopped) <br> $0=$ Disable (counters do not stop when the update event occurs) | TIM2CR1[3] | 0x30C | RW-0 |
| T2URS | When T2UDIS=0, update event source $1 / 0=$ Counter Overflows | TIM2CR1[2] |  | RW-0 |
| T2UDIS | Generate Update Event Control $\begin{aligned} & 1=\text { Disable } \\ & 0=\text { Enable } \end{aligned}$ | TIM2CR1[1] |  | RW-0 |
| T2CEN | TIM2 Counter <br> 1 = Enable <br> $0=$ Disable | TIM2CR1[0] |  | RW-0 |

Table 7-23 Timer2 Relatd User Control Register

| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM2CCMR1 | $0 \times 311$ | T2IC1F[3:0] |  |  | T2IC1PSC[1:0] | T2CC1S[1:0] | RW-0000 0000 |  |  |  |
| TIM2CCMR2 | $0 \times 312$ | T2IC2F[3:0] |  |  | T2IC2PSC[1:0] | T2CC2S[1:0] | RW-0000 0000 |  |  |  |
| TIM2CCMR3 | $0 \times 313$ | T2IC3F[3:0] |  |  | T2IC3PSC[1:0] | T2CC3S[1:0] | RW-0000 0000 |  |  |  |


| Name |  | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T2ICxF | Sampling Frequency and Digital Filter Length of Channel x Input capture |  |  | TIM2CCMRx[6:4]$x=1,2,3$ | $\begin{aligned} & 0 \times 311 / \\ & 0 \times 312 / \\ & 0 \times 313 \end{aligned}$ | $\begin{aligned} & \text { RW-000 } \\ & 0 \end{aligned}$ |
|  | Value | Sampling <br> frequency <br> (fsampling) | Digital Filter <br> Length ( N ) |  |  |  |
|  | $0000$ | Fmaster/2 | 0 |  |  |  |
|  | $\begin{aligned} & 0001 \\ & 0010 \end{aligned}$ | Fmaster | 2 |  |  |  |
|  |  | Fmaster | 4 |  |  |  |
|  | 0011 | Fmaster | 8 |  |  |  |
|  | 0100 | Fmaster / 2 <br> Fmaster / 2 | 6 |  |  |  |
|  | 0101 |  | 8 |  |  |  |
|  | 0110 | Fmaster / 4 | 6 |  |  |  |
|  | 0111 | Fmaster / 4 | 8 |  |  |  |
|  | 1000 | Fmaster / 8 | 6 |  |  |  |
|  | 1001 | Fmaster / 8 | 8 |  |  |  |
|  | 1010 | Fmaster / 16 | 5 |  |  |  |
|  | 1011 | Fmaster / 16 | 6 |  |  |  |
|  | 1100 | Fmaster / 16 | 8 |  |  |  |
|  | 1101 | Fmaster / 32 | 5 |  |  |  |
|  | 1110 | Fmaster / 32 | 6 |  |  |  |
|  | 1111 | Fmaster / 32 | 8 |  |  |  |
| T2ICxPSC | Channel x Input Capture Prescaler (several events |  |  | TIM2CCMRx[3:2] |  | RW-00 |
|  |  |  |  |  |  |  |  |
|  | $00=1$ |  |  |  |  |  |
|  | $01=2$ |  |  |  |  |  |
|  | $10=4$ |  |  |  |  |  |
|  | $11=8$ |  |  |  |  |  |
|  | Note: When T2CCxE $=0$, the prescaler is reset to 00 |  |  |  |  |  |
| T2CC1S ${ }^{8}$ | Channel1 <br> Mode | $\begin{aligned} & 00=\text { Output } \\ & 01=\text { Input, the ir } \end{aligned}$ | pin is mapped | TIM2CCMR1[1:0] | 0x311 | RW-00 |

[^14]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Selection | to TI1FP1 <br> $10=$ Input, the input pin is mapped to TI2FP1 <br> 11 = Reserved |  |  |  |
| T2CC2S ${ }^{9}$ | Channel2 <br> Mode <br> Selection | $00=\underline{\text { Output }}$ <br> 01 = Input, the input pin is mapped to TI2FP2 <br> $10=$ Input, the input pin is mapped to TI1FP2 <br> 11 = Reserved | TIM2CCMR2[1:0] | $0 \times 312$ | RW-00 |
| T2CC3S ${ }^{9}$ | Channel3 <br> Mode <br> Selection | $00=\underline{\text { Output }}$ <br> 01 = Input, the input pin is mapped to TI3FP3 <br> $1 \mathrm{x}=$ Reserved | TIM2CCMR3[1:0] | 0x313 | RW-00 |

Table 7-24 TIM2CCMRx as Input Configuration Register

[^15]| Name | Addr. | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | Bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM2CCMR1 | $0 \times 311$ | - | T2OC1M[2:0] | T2OC1PE | - | T2CC1S[1:0] | RW--000 0-00 |  |  |  |
| TIM2CCMR2 | $0 \times 312$ | - | T2OC2M[2:0] | T2OC2PE | - | T2CC2S[1:0] | RW--000 0-00 |  |  |  |
| TIM2CCMR3 | $0 \times 313$ | - | T2OC3M[2:0] | T2OC3PE | - | T2CC3S[1:0] | RW--000 0-00 |  |  |  |


| T2OCxM | Channel x Output Compare Mode |  | Level of Reference Signal OCxREF |
| :---: | :---: | :---: | :---: |
| 000 |  | (No Compare) | Remain unchanged |
| 001 | When T2CNT = CCRx_SHAD |  | 1 |
| 010 | When T2CNT = CCRx_SHAD |  | 0 |
| 011 | When T2CNT = CCRx_SHAD |  | Level Reversal |
| 100 | Forced inactive |  | 0 |
| 101 | Forced active |  | 1 |
| 110 | PWM1 mode | T2CNT < CCRx_SHAD | 1 |
|  |  | T2CNT > CCRx_SHAD | 0 |
| 111 | PWM2 mode | T2CNT < CCRx_SHAD | 0 |
|  |  | T2CNT > CCRx_SHAD | 1 |

Note: The output reference signal OCxREF is active at high level, which together with the polarity selection T2CCxP determines the actual output value of OCx;

Table 7-25 T2OCxM Configured in Output Compare Mode

| Name | Status <br> Auto-preload of Channel $\times$ Output Compare value <br> 1 = Enable (T2CCRx preload value is loaded when the update event arrives) <br> $0=$ Disable (T2CCRx is loaded immediately) |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T2OCxPE |  |  | $\begin{aligned} & \text { TIM2CCMRx[3] } \\ & x=1,2,3 \end{aligned}$ | $\begin{aligned} & 0 \times 311 / \\ & 0 \times 312 / \\ & 0 \times 313 \end{aligned}$ | RW-0 |
| T2CC1S ${ }^{10}$ | Channel 1 <br> Mode <br> Selection | $00=\text { Output }$ <br> $01=$ Input, the input pin is mapped to TI1FP1 <br> $10=$ Input, the input pin is mapped to TI2FP1 <br> 11 = Reserved | TIM2CCMR1[1:0] | 0x311 | RW-00 |
| T2CC2S ${ }^{10}$ | Channel 2 <br> Mode <br> Selection | $00=\text { Output }$ <br> $01=$ Input, the input pin is mapped to TI2FP2 <br> $10=$ Input, the input pin is mapped to TI1FP2 <br> 11 = Reserved | TIM2CCMR2[1:0] | $0 \times 312$ | RW-00 |
| T2CC3S ${ }^{10}$ | Channel 3 <br> Mode <br> Selection | $00=$ Output <br> $01=$ Input, the input pin is mapped to TI3FP3 <br> $1 \mathrm{x}=$ Reserved | TIM2CCMR3[1:0] | 0x313 | RW-00 |

Table 7-26 TIM2CCMRx as Output Configuration Register

[^16]| Name | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Addr | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIM2CCER1 | - | - | T2CC2P | T2CC2E | - | - | T2CC1P | T2CC1E | $0 \times 314$ | RW---00 --00 |
| TIM2CCER2 | - | - | - | - | - | - | T2CC3P | T2CC3E | $0 \times 315$ | RW----- --00 |


| Name | Function | Input Capture Mode (T2CCxS = 01/10) | Output Compare Mode ( $\mathrm{T} 2 \mathrm{CCxS}=00$ ) |
| :---: | :---: | :---: | :---: |
| T2CCxP | Channel x Input/Output Polarity Selection | 1 = Capture occurs on falling edge or low level of TIxF <br> $0=\underline{\text { Capture occurs on rising edge or }}$ high level of TIxF | $\begin{aligned} & 1=O C x \text { is active at low level } \\ & 0=\underline{O C x} \text { is active at high level } \end{aligned}$ |
| T2CCxE | Channel x Input/Output Pin Function | 1 = Enable the input capture function of the pin $0=\underline{\text { Disable }}$ | 1 = Enable the OCx output function of the pin $0=\underline{\text { Disable }}$ |

Note: The channel output level is determined by the values of the T2OISx and T2CCxE bits;

Table 7-27 Timer2 Channel Output and Polarity Selection

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| TIM2_CH1 | Channel 1 Pin Remapping $\begin{aligned} & 1=\mathrm{PBO} \\ & 0=\underline{\mathrm{PA} 5} \end{aligned}$ | AFP1[2] | 0x19F | RW-0 |

Table 7-28 Timer2 Channel Pin Remapping

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt <br> 1 = Enable (PEIE, T2CCxIE, T2CCxG, T2UIE apply) $0 \text { = Global Shutdown (Wake-Up not affected) }$ |  | INTCON[7] | Bank first address+0x0B | RW-0 |
| PEIE | Peripheral Interrupt Enable$\begin{aligned} & 1=\text { Enable (for T2CCxIE, T2CCxG, T2UIE) } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ |  | INTCON[6] |  | RW-0 |
| T2CC3IE | Channel 3 <br> Capture/Compare <br> Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM2IER[3] | 0x30D | RW-0 |
| T2CC2IE | Channel 2 <br> Capture/Compare <br> Interrupt |  | TIM2IER[2] |  | RW-0 |
| T2CC1IE | Channel 1 <br> Capture/Compare <br> Interrupt |  | TIM2IER[1] |  | RW-0 |


| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T2CC3G ${ }^{11}$ | Channel 3 <br> Capture/Compare <br> Software Interrupt |  | TIM2EGR[3] | 0x310 | WO-0 |
| T2CC2G ${ }^{11}$ | Channel 2 <br> Capture/Compare <br> Software Interrupt |  | TIM2EGR[2] |  | WO-0 |
| T2CC1G ${ }^{11}$ | Channel 1 <br> Capture/Compare <br> Software Interrupt |  | TIM2EGR[1] |  | WO-0 |
| T2CC3IF ${ }^{12}$ | Channel x Capture/Compare Interrupt Flag <br> - Output Mode: <br> 1 = The value of T2CNT and T2CCRx match <br> $0=\underline{\text { Mismatch }}$ <br> - Input Mode: <br> 1 = Count value has been captured to T2CCRx <br> (auto clear when T2CCRx is read) <br> $0=$ No capture occurred |  | TIM2SR1[3] | 0x30E | R_W1C-0 |
| T2CC2IF ${ }^{12}$ |  |  | TIM2SR1[2] |  | R_W1C-0 |
| T2CC1IF ${ }^{12}$ |  |  | TIM2SR1[1] |  | R_W1C-0 |
| T2CC3OF ${ }^{12}$ | ```Channel x Recapture Interrupt Flag 1 = Recapture occurs (T2CCxIF is already set when the counter value is captured into the T2CCRx register) \[ 0=\underline{\text { No recapture }} \]``` |  | TIM2SR2[3] | 0x30F | R_W1C-0 |
| T2CC2OF ${ }^{12}$ |  |  | TIM2SR2[2] |  | R_W1C-0 |
| T2CC1OF ${ }^{12}$ |  |  | TIM2SR2[1] |  | R_W1C-0 |
| T2UIE | Allow Update Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM2IER[0] | 0x30D | RW-0 |
| T2UG ${ }^{11}$ | Allow Update Software Interrupt |  | TIM2EGR[0] | 0x310 | WO-0 |
| T2UIF ${ }^{12}$ | Update Event Interrupt Flag <br> 1 = An update event occurs <br> $0=$ No update event |  | TIM2SR1[0] | 0x30E | R_W1C-0 |

Table 7-29 Timer2 Interrupt Enable and Status Bits

[^17]
### 7.3.2. Counting basic units



Figure 7-31 Counting basic units

TIM2 basic units:

- 16-bit upward counter
- 4-bit prescaler
- 16-bit auto-reload register

Up count mode: the counter starts counting up from 0 , an overflow event occurs when T2CNT = T2ARR, and then the counter starts counting from 0 again.


Figure 7-32 Up count mode

The prescaler, output compare, and auto-reload register consist of preload registers and shadow registers, respectively.

|  | Prescaler | Output Compare value | Auto-reload Register |
| :---: | :---: | :---: | :---: |
| Preload Enable | Enabled by default when <br> T2CEN $=1$ | T2OCxPE | T2ARPE |
| Preload Register | T2PSC[3:0] | T2CCRx[15:0] | T2ARR[15:0] |

Table 7-30 Registers with Preload Function
Six optional clock sources for the TIM2 prescaled clock (CK_PSC) (see T 2CKSRC) are as follows:

- Sysclk
- $1 x$ or $2 x$ HIRC
- LIRC
- $1 x$ or $2 x$ external clock (Only valid when FOSC is configured in LP , XT or EC mode accordingly)

The 4-bit prescaler can divide the prescaler clock (CK_PSC) by 1 to 32768 to generate the count clock (CK_CNT).

Frequency division Equation: $\quad f_{C K \_C N T}=f_{C K \_P S C} / 2^{(P S C R[3: 0])} ; \quad$ (PSCR is the value of prescaler shadow register)

Note:

1. It is recommended to read and write the counter value T2CNT[15:0] when the counter is stopped (T2CEN $=0$ ) to avoid errors.
2. It is necessary to configure the cycle, output compare value and other registers first, and configure the prescaler register before enabling the counter (T2CEN $=1$ ).

When T2UDIS $=0$, it is allowed to generate update events. The update event source (see "T1URS") is as follows:

- Counter overflows

When an update event occurs, the update event flag T2UIF is set, and whether to trigger an Interrupt and /or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE and T2UIE).


Figure 7-33 Update timing diagram of the pre-load registers under the update event

Additionally, depending on the configuration, the update event can trigger the following:

1. Related to prescaler, output comparison, and auto-reload registers:
(1) When the counter is enabled (T2CEN =1) and its corresponding preload is enabled (T2OCxPE / T2ARPE $=1$ ), its shadow register will be updated to the preload value when an update event occurs, as shown in Figure 7-33;
(2) When the counter is disabled (T2CEN = 0), or its corresponding preload is disabled (T2OCxPE / T $2 A R P E=0$ ), its shadow register will be updated directly with the preload value;
2. In one-pulse mode, when an update event occurs, the counter will be automatically turned off (T2CEN = $0)$, and stop counting;

### 7.3.3. Capture / Compare Channel

The CH1~3 PORTS of TIM2 can be configured as input capture or output compare function (see T2CCxS of the multiplexing register TIM2CCMRx) .

The T2CCRx registers consist of a preload register and a shadow register. Read and write process only operate on preload registers.

- In input capture mode:

T2CCRx[15:0] is a read-only register. When a capture event occurs, the captured counter value is written to the shadow register and then copied to the T2CCRx preload register.

When reading the T2CCRx[15:0] register, the MSB must be read first, followed by the LSB. When the MSB are read, the preload register is frozen, and then the correct LSB can be read. After reading the LSB, the preload register can be updated to the latest captured value.

- In output compare mode:

T2CCRx[15:0] is a readable and writable register. During a write operation the T2CCRx preload register value is copied into the shadow register (see Section 7.3.2), then the content of shadow register is compared with the counter. The value read during a read operation comes from the preload register.

### 7.3.3.1. Input Capture Mode



Figure 7-34 Input Capture Channel Block Diagram

In the input capture mode, when an input capture event occurs in channel $x$, the current count value will be captured into the T2CCRx [15:0] register, and the input capture flag T2CCxIF is set. If the input capture event occurs again when T2CCxIF remains 1, the re-capture flag T2CCxOF will be set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE and T2CCxIE). In addition, the capture software interrupt T2CCxG can be enabled to trigger an interrupt.

The input capture sources of each channel of TIM2 (see T2CCxS) are as follows:

| T2CCxS | Channel 1 | Channel 2 | Channel 4 |
| :---: | :---: | :---: | :---: |
| 01 | TI1FP1 | TI2FP2 | TI3FP3 |
| 10 | Tl2FP1 | TI1FP2 | - |

Table 7-33 Input Capture Source for each Channel

| Signal name | Detailed description |
| :---: | :--- |
| TIM2_CH1/2/3 | I/O inputs corresponding to Channel $1 / 2 / 3 / 4$ |
| IC1/2/3 | Capture source via selected channel |
| TI1FP1 | Input capture signal corresponding to I/O of channel 1, as one <br> of the capture sources of channel 1 |
| TI1FP2 | Input capture signal corresponding to I/O of channel 1, as one <br> of the capture sources of channel 2 |
| TI2FP2 | Input capture signal corresponding to I/O of channel 2, as one <br> of the capture sources of channel 2 |
| TI2FP1 | Input capture signal corresponding to I/O of channel 2, as one <br> of the capture sources of channel 1 |
| TI3FP3 | Input capture signal corresponding to I/O of channel 3, as one <br> of the capture sources of channel 3 |

Table 7-34 Input Capture Signal Description
Please refer to TIM1 (Section 7.2.4.1) for configuration steps of input capture channels.

### 7.3.3.2. Output Compare Mode



Figure 7-35 Output Compare Channel Block Diagram

The output compare module generates the output reference signal OCxREF (active high) by comparing the count value (T2CNT) with the comparison value (shadow register CCRx_SHAD), and then outputs the waveform to the port after polarity selection and output control (T2CCxE).

The reference signal OCxREF can be configured into 8 output modes via T2OCxM[2:0] (see Table 7-25):

1. Frozen mode $(T 2 O C x M=000)$ : OCxREF value remains unchanged.
2. Active level on match $(T 2 O C x M=001)$ : When T2CNT $=C C R x \_S H A D, O C x R E F=1$.
3. Inactive level on match $(T 2 O C x M=010): ~ O C x R E F=0$ when $T 2 C N T=C C R x \_S H A D$.
4. Toggle on match $(T 2 O C x M=011)$ : When $T 2 C N T=C C R x \_S H A D$, the OCxREF value is flipped.
5. Forced inactive (T2OCxM = 100): OCxREF is always 0 .
6. Forced active (T2OCxM = 101): OCxREF is always 1 .
7. PWM 1 mode $(\mathrm{T} 2 \mathrm{OCxM}=110)$ :
a) When T2CNT < CCRx_SHAD, OCxREF $=1 ;$ OCxREF $=0$ when T 2CNT > CCRx_SHAD.
8. PWM2 mode (T2OCxM = 111):
a) When T2CNT < CCRx_SHAD, OCxREF $=0$; when T 2CNT > CCRx_SHAD, OCxREF $=1$.

When T2CNT matches CCRx_SHAD, the output compare flag T1CCx2F is set. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding enable controls (GIE, PEIE , T2CCxIE). In addition, the output compare software interrupt T2CCxG, can be enabled to trigger an interrupt.

Please refer to TIM1 (section 7.2.4.2) for configuration steps for output compare channels.
PWM Mode - PWM1/PWM2 cycle is determined by T2ARR and duty cycle is determined by T2CCRx.
Equation 7-3 $\quad P W M 1 / 2$ Cycle $=(T 2 A R R+1)^{*} T_{C K}$ CNT
Equation 7-4 $\quad P W M 1 / 2$ Duty Cycle $=T 2 C C R x \div(T 2 A R R+1)$
TIM1_CH1/2/3 channels can independently enable the output PWM signal , and the output signal polarity is optional (see T2CCxP) .

One-Pulse Mode - In One-Pulse Mode (T2OPM = 1), when the next update event occurs, the hardware automatically turns off the counter enable (T2CEN $=0$ ) and the counter stops counting.

To generate a correct pulse, the counter initial value (T2CNT) must be different from the compare value (T2CCRx). That is, before starting counting, the following configurations must be met:

- Up-count mode: T2CNT < T2CCRx $\leq$ T2ARR


### 7.4. Basic TIMER4



Figure 7-36 TIM4 Block Diagram

TIM4 is an 8-bit up-counter: the counter starts counting up from 0 . An overflow event occurs when T4CNT = T4ARR, and then the counter starts counting from 0 again. The auto-reload register T4ARR consists of a preload register and a shadow register.

The optional 4 clock sources for the TIM4 prescaled clock (CK_PSC) (see T4CKSRC) are as follows:

- Sysclk
- HIRC
- External clock LP/XT (Only valid when FOSC is configured in LP or XT mode accordingly)

The 3-bit prescaler divides the prescaler clock (CK_PSC) by $1 \sim 128$ to generate the counter clock (CK_CNT).

Frequency division Equation : $\mathrm{f}_{\mathrm{CK} \_ \text {CNT }}=\mathrm{f}_{\mathrm{CK} \_ \text {PSC }} / 2^{(\mathrm{PSCR[2:0])}}$; (PSCR is the value of prescaler shadow register)

Note:

1. It is recommended that the counter value T4CNT[7:0] be read or written when the counter is stopped (T4CEN = 0) to avoid errors.
2. The cycle and other registers need to be configured first, and the prescaler register must be configured before the counter is enabled (T4CEN $=1$ ).

When T4UDIS $=0$, the update event is allowed to be generated and the update event source (see "T1URS") is as follows:

- Counter overflow
- $\quad$ Set T4UG by software or counter overflow

When an update event occurs, the update event flag T4UIF is set, and whether to trigger an Interrupt and /or wake up from SLEEP depends on the corresponding enable controls(GIE, PEIE and T4UIE).

Additionally, depending on the configuration, the update event can trigger the following conditions:

1. Related to the prescaler registers:
(1) When the counter is enabled $(\mathrm{T} 4 \mathrm{CEN}=1)$ and its corresponding preload is enabled (T4ARPE $=1$ ), its
shadow register will be updated to the preload value when an update event occurs.
(2) When the counter is disabled ( $\mathrm{T} 4 \mathrm{CEN}=0$ ), or its corresponding preload is disabled (T4ARPE $=0$ ), its shadow register will be updated directly with the preload value.
2. One-Pulse mode, when an update event occurs, the counter will be automatically turned off (T4CEN = $0)$, and stop counting.

### 7.4.1. Summary of Timer4 Related Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIM4EN | TIM4 Clock | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | PCKEN[3] | 0x9A | RW-0 |
| SYSON | In SLEEP mode, the system clock controls | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | CKOCON[7] | 0x95 | RW-0 |
| T4ARPE | Auto-preload of Counting Cycles <br> 1 = Enable <br> (The T4ARR preload value is loaded when the update event occurs) <br> $0=$ Disable (T4ARR is loaded immediately) |  | TIM4CR1[7] |  | RW-0 |
| T4CKS | Timer4 Clock Source $\begin{array}{ll} 00=\text { Sysclk } & 10=\mathrm{LP}^{(0)} \\ 01=\text { HIRC } & 11=\mathrm{XT}^{(0)} \end{array}$ <br> ${ }^{(4)}$ FOSC needs to be configured in LP/XT mode accordingly, otherwise the oscillator will not run. |  | TIM4CR1[5:4] |  | RW-00 |
| T4OPM | One-Pulse Mode <br> 1 = Enable (when the next update event comes , T4CEN auto-clear and the counter stops) <br> $0=$ Disable (counter does not stop when update event occurs) |  | TIM4CR1[3] | 0x111 | RW-0 |
| T4URS | When T4UDIS $=0$, Update Event Interrupt <br> Source <br> 1 = Counter overflows <br> $0=$ Set T4UG by software or the counter overflows |  | TIM4CR1[2] |  | RW-0 |
| T4UDIS | Update Event Generation Control | $\begin{aligned} & 1=\text { Disable } \\ & 0=\text { Enable } \end{aligned}$ | TIM4CR1[1] |  | RW-0 |
| T4CEN | TIM4 Counter | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | TIM4CR1[0] |  | RW-0 |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| T4PSC |  Timer4 Prescaler <br> $000=1$ $100=16$ <br> $001=2$ $101=32$ <br> $010=4$ $110=64$ <br> $011=8$ $111=128$ | TIM4PSCR[2:0] | 0x116 | RW-000 |
| T4CNT | Timer4 Count Value | TIM4CNTR[7:0] | $0 \times 115$ | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| T4ARR | Auto-reload register for counting cycles (preload value) <br> Note: When this value is 0 , the counter does not work | TIM4ARR[7:0] | 0x117 | $\begin{aligned} & \text { RW-1111 } \\ & 1111 \end{aligned}$ |

Table 7-33 Timer4 Relatd User Control Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | $\begin{aligned} & \text { Global Interrupt } \\ & 1=\text { Enable (PEIE, T4UIE, T4UG } \\ & 0=\text { Global Shutdown (Wake-Up } \end{aligned}$ | pply) <br> not affected) | INTCON[7] | Bank <br> first address+0x0B | RW-0 |
| PEIE | Peripheral Interrupt Enable $\begin{aligned} & 1=\text { Enable (T4UIE, T4UG applic } \\ & 0=\underline{\text { Disable }(\text { no Wake-Up) }} \end{aligned}$ |  | INTCON[6] |  | RW-0 |
| T4UIE | Allow Update Interrupt | 1 = Enable | TIM4IER[0] | 0x112 | RW-0 |
| T4UG ${ }^{13}$ | Allow Update Software Interrupt | 0 = Disable | TIM4EGR[0] | $0 \times 114$ | WO-0 |
| T4UIF ${ }^{14}$ | Update Event Interrupt Flag | 1 = Update event occurs $0=\underline{\text { No update event }}$ | TIM4SR[0] | 0x113 | R_W1C-0 |

Table 7-34 Timer4 Interrupt Enable and Status Bits

[^18]| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | 0x9A | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| TIM4CR1 | 0x111 | T4ARPE | - | T4CKS[1:0] |  | T4OPM | T4URS | T4UDIS | T4CEN | 0-00 0000 |
| TIM4IER | 0x112 | - | - | - | - | - | - | - | T4UIE | ---- ---0 |
| TIM4SR | 0x113 | - | - | - | - | - | - | - | T4UIF | ---- ---0 |
| TIM4EGR | 0x114 | - | - | - | - | - | - | - | T4UG | -------0 |
| TIM4CNTR | 0x115 | T4CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| TIM4PSCR | 0x116 | - | - | - | - | - | T4PSC[2:0] |  |  | ---- -000 |
| TIM4ARR | $0 \times 117$ | T4ARR[7:0] |  |  |  |  |  |  |  | 11111111 |

Table 7-35 Summary of Timer4 Related Registers (Reserved bits must remain as the reset value and cannot be changed)

## 8. SLEEP (POWER-DOWN)

During SLEEP Instruction Clock is inactive and instructions execution is halted. Most modules are powered down to conserve power. As listed in Table 8-1, FT62F08x can selectively turn on individual modules in SLEEP according to actual needs so that functions such as LVR, LVD, WDT, Timers, PWM , ADC, SPI, I2C and USART, can remain active during SLEEP without instruction interventions. Some modules can configure automatic power down upon SLEEP to save the need to turn them off by instructions.

|  | Condition in SLEEP |  |
| :---: | :---: | :---: |
|  | RUN | Auto-Shutdown |
| Instruction Clock | (always power down) | Yes |
| LVR (Configure the LVREN) | Enabled or Instruction controlled (SLVREN=1) | Enabled except in SLEEP |
| LVD | LVDEN = 1 | No |
| WDT | WDTE or SWDTEN | No |
| TIMER1 | SYSON $=1 \&$ TIM1EN $=1 \&$ T1CEN $=1$ | SYSON = 0 |
| TIMER2 | SYSON $=1 \&$ TIM2EN $=1 \&$ T2CEN $=1$ | SYSON = 0 |
| TIMER4 | SYSON $=1 \&$ TIM4EN $=1 \&$ T4CEN $=1$ | SYSON = 0 |
| Clock Output | SYSON $=1 \&$ CCOEN $=1$ | SYSON = 0 |
| ADC | SYSON $=1 \&$ ADCEN $=1 \&$ ADON $=1$ | $\begin{aligned} & \text { Yes : SYSON }=0 \text { \& ADCS } \neq \mathrm{x} 11 \\ & \text { No: } \text { ADCS }=\mathrm{x} 11 \end{aligned}$ |
| SPI | SYSON $=1 \&$ SPICKEN $=1 \&$ SPIEN $=1$ | SYSON = 0 |
| I2C | SYSON $=1 \&$ I2CEN $=1 \&$ ENABLE $=1$ | SYSON = 0 |
| USART | SYSON $=1$ \& UARTEN $=1$ \& TXEN $/$ RXEN $=1$ | SYSON $=0$ |
| PWM | (follows Timer1 or Timer2) |  |
| HIRC / LIRC / EC / LP / XT | (follow the states of the used peripherals) |  |
| I/O | (maintain their states before SLEEP unless PWM, clock output, or other peripherals SLEEP enabled) |  |

Table 8-1 All modules except Instruction Clock can remain active in SLEEP if so desired

### 8.1. Enter SLEEP

The CPU enters SLEEP by executing the SLEEP instruction. When enter SLEEP:

1. If WDT is enabled, it will clear its Prescalar (if assigned) and counter, and start counting.
2. Time Out Flag $(/ T F)=1$
3. Power Down Flag (/PF) $=0$
4. Clock sources

- Instruction Clock shuts down automatically when $\mathrm{SYSON}=0$.
- When SYSON = 1, the instruction clock keeps active, so does the corresponding peripherals and their selected clock sources (HIRC, LIRC, EC, LP or XT) that enable the module system clock (see PCKEN).
- When SYSON $=1$, the clock source selected for the clock output (see C COSEL) will keep active and the clock output will continue.

5. I/O PORTS

- When SYSON $=1 \&$ TIMxEN $=1 \&$ TxCEN $=1$, PWM output continue if Timers are active in SLEEP. When SYSON $=0$, Timers auto-shutdown and the PWM output will maintain its state before entering SLEEP.
- When SYSON = 1 , if the system clock and module function of ADC, SPI, I2C or USART are enabled at the same time, the module function can keep active. When SYSON = 0, ADC (ADCS $\neq x$ 11), SPI , I2C or USART will automatically shut down, except for ADC clock source selection LIRC ( $\mathrm{ADCS}=\mathrm{x} 11$ ) .
- For other Digital Outputs, they will maintain the state before SLEEP (High-z state, "0" or " 1 ")

For more information about how peripherals work in SLEEP please refer to the corresponding Sections.
Note :

1. If an interrupt occurs before the SLEEP instruction is executed (the interrupt flag is set and its interrupt is enabled, but the Global Interrupt GIE is disabled), the SLEEP instruction will be executed as a NOP and will not enter sleep mode.
2. Due to the synchronization delay, after clearing the interrupt flag to 0 , at least two instructions need to be waited before the SLEEP instruction can be executed, otherwise it will not enter the sleep mode.

### 8.2. Wake Up from SLEEP

There are 2 general principles to wake up form SLEEP:

- Time based, in which the CPU wakes up after a certain amount of time. LIRC is the clock choice for keeping time as it has lower power consumption than HIRC.
- Events based that triggers POR, System-Reset, Wake-up without Interrupt, and Interrupts, such as LVD, ADC , EPROM write completion ,and external pin interrupt.

The situations that wake up from SLEEP as follows:

1. Watchdog Timer Wake-up if enabled (see Section 7.1 Watchdog Timer).
2. Full-Reset and System-Reset

- POR Full-Reset (cannot be disabled)
- External System-Reset by the /MCLR (if enable)
- LVR Reset (if enable)

3. Enabled Interrupts (Disabling the "Global Interrupt Enable" will not stop Wake-up). Please see Section 9 Interrupts.

Notes:

1. Waking up form SLEEP will also clear WDT.
2. SLEEP must be followed by NOP

When wakes up from SLEEP in a non interrupt mode (that is, "interrupt service program" is not executed), such as WDT wake up, or attempted Interrupts with Global Interrupt Enable (GIE) disabled, the next instruction will be executed.

When using the Interrupt method to wake-up from SLEEP, the next instruction will be executed before calling the Interrupt Service Routine. To avoid duplicate execution NOP must follow SLEEP.

SLEEP
NOP // Wake-Up by interrupt

## 9. INTERRUPTS



Figure 9-1 Interrupt Block Diagram

The CPU supports 13 interrupt sources, divided into 2 groups:

1) Non-peripheral interrupts

- DATA EEPROM/PROM Write Completion
- Fail-Safe Clock Monitor

2) Peripheral interrupt

- External pin interrupt
- Timer1 interrupt
- Timer2 interrupt
- Timer4 interrupt
- I2C interrupt
- LVD Condition Matches
- SPI interrupt
- USART interrupt
- TOUCH interrupt
- LIRC and HIRC Cross Calibration Completion
- ADC Conversion Completion

WDT overflows, unlike other Timers, will not result in an Interrupt. For other interrupts besides external I/O interrupts please see the corresponding Sections.

When an interrupt occurs, the PC jumps to and executes the "Interrupt Service Routine (ISR)". There are multiple levels of Interrupt Disable/Enable.

- Each interrupt source has a local interrupt enable: EEIE, LVDIE, OSFIE, TKIE, CKMIE, ADCIE, TIM1IER, TIM2IER, TIM4IER, I2CITR, SPIIER, URIER.
- At the same time, there are up to 8 external pin interrupt inputs, sharing a PORT interrupt enable: EPIE0x (External PORTx Interrupt Enable).
- The Peripheral interrupts has a total interrupt enable: PEIE (Peripheral Interrupt Enable).
- All controls above, if disabled, will not execute a Wake-Up from SLEEP.
- All interrupts are controlled by a global enable: GIE (Global Interrupt Enable). This enable differs from the others by allowing a Wake-Up from SLEEP even when disabled.
- Disabling the interrupts enable bit does not affect the setting of the interrupt flags.

The following sequences occur upon an Interrupt:

- Auto set "GIE $=0$ ", disabling further interrupts.
- The return address is pushed onto the stack and the PC (program counter) is loaded with 0x0004.
- Jump to the "Interrupt Service Routine" in 3-5 instruction cycles after the interrupt.
- "Return from Interrupt (RETI)" instruction exits ISR. Prior to RETI must clear the interrupt flag currently being processed.
- At the completion of the ISR, the PC returns to the address before the interrupt, which in SLEEP, is the address immediate after SLEEP.
- Auto set GIE = 1 upon executing RETI, enabling future interrupts.

Note: Only the returned PC address is saved on the stack during an interrupt, and other important registers [e.g., W, STATUS (except /TO and /PD) , BSREG, FSR, PCLATH] are automatically saved in the corresponding shadow registers (R/W, see bank 31). These register values are automatically restored from the shadow registers when the interrupt service routine is exited. Users desiring to have other registers saved must use instructions to write them into temporary registers explicitly. Use the last 16 bytes of SRAM for temporary storages as they are common to all banks and do not require bank swithing.

### 9.1. Summary of Interrupt Related Registers

| Name | Addr. | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset(RW) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCON | 0x0B | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| PIE1 | 0x91 | - | - | - | - | - | TKIE | CKMIE | ADCIE | ---- -000 |
| PIR1 | $0 \times 11$ | - | - | - | - | - | TKIF | CKMIF | ADCIF | -----000 |
| TIM1IER | 0x215 | T1BIE | T1TIE | - | T1CC4IE | T1CC3IE | T1CC2IE | T1CC1IE | T1UIE | 00-0 0000 |
| TIM1SR1 | 0x216 | T1BIF | T1TIF | - | T1CC4IF | T1CC3IF | T1CC2IF | T1CC1IF | T1UIF | 00-0 0000 |
| TIM1SR2 | 0x217 | - | - | - | T1CC4OF | T1CC3OF | T1CC2OF | T1CC1OF | - | ---0 000- |
| TIM1EGR | 0x218 | - | - | - | T1CC4G | T1CC3G | T1CC2G | T1CC1G | - | ---0 000- |
| TIM2IER | 0x30D | - | - | - | - | T2CC3IE | T2CC2IE | T2CC1IE | T2UIE | ---- 0000 |
| TIM2SR1 | 0x30E | - | - | - | - | T2CC3IF | T2CC2IF | T2CC1IF | T2UIF | ---- 0000 |
| TIM2SR2 | 0x30F | - | - | - | - | T2CC3OF | T2CC2OF | T2CC1OF | - | ---- 000- |
| TIM2EGR | 0x310 | - | - | - | - | T2CC3G | T2CC2G | T2CC1G | T2UG | ---- 0000 |
| TIM4IER | $0 \times 112$ | - | - | - | - | - | - | - | T4UIE | ---- ---0 |
| TIM4SR | 0x113 | - | - | - | - | - | - | - | T4UIF | ---- ---0 |
| TIM4EGR | 0x114 | - | - | - | - | - | - | - | T4UG | ---- ---0 |
| SPIIER | 0x1C | - | - | - | - | WAKUP | RXERR | RXNE | TXE | ---- 0000 |
| SPISTAT | 0x1E | - | SMODF | SRXOVEN | SBUSY | SRXBMT | STXBMT | WKF | CRCERR | -000 1100 |
| SPICTRL | 0x16 | SPIF | WCOL | MODF | RXOVRN | NSS | 1:0] | TXBMT | SPIEN | 00000110 |
| SPICFG | 0x17 | BUSY | MSTEN | CPHA | CPOL | SLAS | NSSVAL | SRMT | RXBMT | 00000111 |
| I2CITR | $0 \times 416$ | - | - | - | - | - | ITBUFEN | ITEVEN | ITERREN | -----000 |
| I2CSR1 | $0 \times 417$ | IICTXE | IICRXNE | - | STOPF | ADD10F | - | ADDF | SBF | 00-0 0-00 |
| I2CSR2 | $0 \times 418$ | - | - | - | TXARBT | OVR | AF | ARLO | BERR | ---0 0000 |
| I2CSR3 | 0x419 | - | - | GCALL | - | - | RDREQ | ACTIVE | RXHOLD | --0--000 |
| URIER | 0x48E | - | - | TCEN | - | IDELE | RXSE | URTE | URRXNE | --0-0000 |
| URLSR | 0x492 | ADDRF | IDLEF | TXEF | BKF | FEF | PEF | OVERF | RXNEF | 00100000 |
| URTC | 0x49C | - | - | - | - | - | - | - | TCF | -- ---1 |
| EPIEO | 0x94 | External Interrupt Control Register |  |  |  |  |  |  |  | 00000000 |
| EPIFO | 0x14 | External Interrupt Flag Register |  |  |  |  |  |  |  | 00000000 |
| TRISA | 0x8C | PORTA Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISB | 0x8D | PORTB Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISC | 0x8E | PORTC Data Direction Register |  |  |  |  |  |  |  | 11111111 |
| TRISD | 0x8F | - | - | PORTD Data Direction Register |  |  |  |  |  | --11 1111 |
| EPSO | $0 \times 118$ | External Interrupt EINT3 ~ 0 Pin Select Register |  |  |  |  |  |  |  | 00000000 |
| EPS1 | 0x119 | External interrupt EINT7 ~ 4 Pin Select Register |  |  |  |  |  |  |  | 00000000 |

Table 9-1 Interrupt Related Register Addresses and Default

| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt <br> 1 = Enable (PEIE, Independent Enable for each Interrupt apply) <br> $0=$ Global Shutdown (Wake-Up not affected) |  | INTCON[7] | Bank first address+0x0B | RW-0 |
| PEIE | Peripheral Interrupt <br> 1 = Enable (Indepen apply) <br> 0 = Disable (no Wak | nable <br> nt Enable for each Interrupt <br> Up) | INTCON[6] |  | RW-0 |
| EEIE | EEPROM/PROM Write Completion interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ | INTCON[5] |  | RW-0 |
| LVDIE | LVD interrupt |  | INTCON[4] |  | RW-0 |
| OSFIE | External Oscillator <br> Failed Interrupt |  | INTCON[3] |  | RW-0 |
| EEIF ${ }^{1}$ | EEPROM/PROM Write Completion interrupt Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | INTCON[2] |  | R_W1C-0 |
| LVDIF ${ }^{1}$ | LVD interrupt Flag |  | INTCON[1] |  | R_W1C-0 |
| OSFIF ${ }^{1}$ | External Oscillator <br> Failed Interrupt Flag |  | INTCON[0] |  | R_W1C-0 |

Table 9-2 INTCON register

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TKIE | TOUCH Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no } \\ & \text { Wake-Up) } \end{aligned}$ | PIE1[2] | 0x91 | RW-0 |
| CKMIE | LIRC and HIRC Cross Calibration Completion interrupt |  | PIE1[1] |  | RW-0 |
| ADCIE | ADC Conversion Completion Interrupt |  | PIE1[0] |  | RW-0 |
| TKIF ${ }^{1}$ | TOUCH Interrupt Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | PIR1[2] | 0x11 | R_W1C-0 |
| CKMIF ${ }^{1}$ | LIRC and HIRC Cross Calibration Completion Flag |  | PIR1[1] |  | R_W1C-0 |
| ADCIF ${ }^{1}$ | ADC Conversion Completion Flag |  | PIR1[0] |  | R_W1C-0 |

Table 9-3 PIE1 and PIR1 registers

[^19]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1BIE | Timer1 Break Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable }} \\ & \quad \text { (no } \\ & \text { Wake-Up) } \end{aligned}$ | TIM1IER[7] | 0x215 | RW-0 |
| T1TIE | Timer1 Trigger Interrupt |  | TIM1IER[6] |  | RW-0 |
| T1CC4IE | Timer1 Capture/Compare Channel4 Interrupt |  | TIM1IER[4] |  | RW-0 |
| T1CC3IE | Timer1 Capture/Compare Channel3 Interrupt |  | TIM1IER[3] |  | RW-0 |
| T1CC2IE | Timer1 Capture/Compare Channel2 Interrupt |  | TIM1IER[2] |  | RW-0 |
| T1CC1IE | Timer1 Capture/Compare Channel1 Interrupt |  | TIM1IER[1] |  | RW-0 |
| T1UIE | Timer1 Update Event Interrupt |  | TIM1IER[0] |  | RW-0 |
| T1BG | Timer1 Break Software Interrupt |  | TIM1EGR[7] | 0x218 | WO-0 |
| T1CC4G ${ }^{2}$ | Timer1 Capture/Compare Channel4 Software Interrupt |  | TIM1EGR[4] |  | WO-0 |
| T1CC3G ${ }^{2}$ | Timer1 Capture/Compare Channel3 Software Interrupt |  | TIM1EGR[3] |  | WO-0 |
| T1CC2G ${ }^{2}$ | Timer1 Capture/Compare Channel2 Software Interrupt |  | TIM1EGR[2] |  | WO-0 |
| T1CC1G ${ }^{2}$ | Timer1 Capture/Compare Channel1 Software Interrupt |  | TIM1EGR[1] |  | WO-0 |
| T2CC3IE | Timer2 Capture/Compare Channel3 Interrupt |  | TIM2IER[3] | 0x30D | RW-0 |
| T2CC2IE | Timer2 Capture/Compare Channel2 Interrupt |  | TIM2IER[2] |  | RW-0 |
| T2CC1IE | Timer2 Capture/Compare Channel1 Interrupt |  | TIM2IER[1] |  | RW-0 |
| T2UIE | Timer2 Update Event Interrupt |  | TIM2IER[0] |  | RW-0 |
| T2CC3G ${ }^{2}$ | Timer2 Capture/Compare Channel3 Software Interrupt |  | TIM2EGR[3] | 0x310 | WO-0 |
| T2CC2G ${ }^{2}$ | Timer2 Capture/Compare Channel2 Software Interrupt |  | TIM2EGR[2] |  | WO-0 |
| T2CC1G ${ }^{2}$ | Timer2 Capture/Compare Channel1 Software Interrupt |  | TIM2EGR[1] |  | WO-0 |
| T2UG ${ }^{2}$ | Timer2 Update Event Software Interrupt |  | TIM2EGR[0] |  | WO-0 |
| T4UIE | Timer4 Update Event Interrupt |  | TIM4IER[0] | 0x112 | RW-0 |
| T4UG ${ }^{2}$ | Timer4 Update Event Software Interrupt |  | TIM4EGR[0] | $0 \times 114$ | WO-0 |

Table 9-4 TIMx INTCON Register

[^20]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1BIF ${ }^{3}$ | Timer1 Break Interrupt Flag | $\begin{aligned} & 1=\text { Yes } \\ & \text { (latched } \\ & \text { ) } \\ & 0=\underline{\text { No }} \end{aligned}$ | TIM1SR1[7] | 0x216 | R_W1C-0 |
| T1TIF ${ }^{3}$ | Timer1 Trigger event Interrupt Flag |  | TIM1SR1[6] |  | R_W1C-0 |
| T1CC4IF ${ }^{3}$ | Timer1 Capture/Compare Channel4 Interrupt Flag |  | TIM1SR1[4] |  | R_W1C-0 |
| T1CC3IF ${ }^{3}$ | Timer1 Capture/Compare Channel3 Interrupt Flag |  | TIM1SR1[3] |  | R_W1C-0 |
| T1CC2IF ${ }^{3}$ | Timer1 Capture/Compare Channel2 Interrupt Flag |  | TIM1SR1[2] |  | R_W1C-0 |
| T1CC1IF ${ }^{3}$ | Timer1 Capture/Compare Channel1 Interrupt Flag |  | TIM1SR1[1] |  | R_W1C-0 |
| T1UIF ${ }^{3}$ | Timer1 Update Event Interrupt Flag |  | TIM1SR1[0] |  | R_W1C-0 |
| T1CC4OF ${ }^{3}$ | Timer1 Capture/Compare Channel4 Repeated Capture Interrupt Flag |  | TIM1SR2[4] | 0x217 | R_W1C-0 |
| $\mathrm{T1CC3OF}^{3}$ | Timer1 Capture/Compare Channel3 Repeated Capture Interrupt Flag |  | TIM1SR2[3] |  | R_W1C-0 |
| $\mathrm{T1CC2OF}^{3}$ | Timer1 Capture/Compare Channel2 Repeated Capture Interrupt Flag |  | TIM1SR2[2] |  | R_W1C-0 |
| T1CC1OF ${ }^{3}$ | Timer1 Capture/Compare Channel1 Repeated Capture Interrupt Flag |  | TIM1SR2[1] |  | R_W1C-0 |
| T2CC3IF ${ }^{3}$ | Timer2 Capture/Compare Channel3 Interrupt Flag |  | TIM2SR1[3] | 0x30E | R_W1C-0 |
| T2CC2IF ${ }^{3}$ | Timer2 Capture/Compare Channel2 Interrupt Flag |  | TIM2SR1[2] |  | R_W1C-0 |
| T2CC1IF ${ }^{3}$ | Timer2 Capture/Compare Channel1 Interrupt Flag |  | TIM2SR1[1] |  | R_W1C-0 |
| T2UIF ${ }^{3}$ | Timer2 Update Event Interrupt Flag |  | TIM2SR1[0] |  | R_W1C-0 |
| T2CC3OF ${ }^{3}$ | Timer2 Capture/Compare Channel3 Repeated Capture Interrupt Flag |  | TIM2SR2[3] |  | R_W1C-0 |
| T2CC2OF ${ }^{3}$ | Timer2 Capture/Compare Channel2 Repeated Capture Interrupt Flag |  | TIM2SR2[2] | 0x30F | R_W1C-0 |
| T2CC1OF ${ }^{3}$ | Timer2 Capture/Compare Channel1 Repeated Capture Interrupt Flag |  | TIM2SR2[1] |  | R_W1C-0 |
| T4UIF ${ }^{3}$ | Timer4 Update Event Interrupt Flag |  | TIM4SR[0] | 0x113 | R_W1C-0 |

Table 9-5 TIMx Interrupt Flag Register

[^21]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TXE | Transmit BUF empty interrupt | $\begin{aligned} & \hline \hline 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | SPIIER[0] | 0x1C | RW-0 |
| TXBMT | Transmit BUF status bit | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | SPICTRL[1] | 0x16 | RO-1 |
| STXBMT |  |  | SPISTAT[2] | 0x1E | RO-1 |
| RXNE | Receive BUF not empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | SPIIER[1] | 0x1C | RW-0 |
| RXBMT | Receive BUF Status | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | SPICFG[0] | 0x17 | RO-1 |
| SRXBMT |  |  | SPISTAT[3] | 0x1E | RO-1 |
| RXERR | Receive error interrupt (work mode error, receive overflow, CRC check error) | $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ | SPIIER[2] | 0x1C | RW-0 |
| MODF ${ }^{4}$ | Working mode error flag | $\begin{aligned} & \hline 1 \text { = Error (latched) } \\ & \text { (In the master mode, the NSS } \\ & \quad \text { Pin is enabled and the input } \\ & \text { is low, resulting in an error) } \\ & 0=\text { Normal } \end{aligned}$ | SPICTRL[5] | 0x16 | RW0-0 |
| SMODF |  |  | SPISTAT[6] | 0x1E | RO-0 |
| RXOVRN ${ }^{4}$ | Receive overflow Flag | $\begin{aligned} & 1=\text { Overflow (latch) } \\ & 0=\text { Normal } \end{aligned}$ | SPICTRL[4] | 0x16 | RW0-0 |
| SRXOVRN |  |  | SPISTAT[5] | 0x1E | RO-0 |
| CRCERR ${ }^{4}$ | CRC check error flag | $\begin{aligned} & 1=\text { Error (latched) } \\ & 0=\text { Correct, or cleared } \end{aligned}$ | SPISTAT[0] | 0x1E | RW0-0 |
| WAKUP | Slave wake-up interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | SPIIER[3] | $0 \times 1 \mathrm{C}$ | RW-0 |
| WKF ${ }^{4}$ | Slave wake-up (data received) Flag | 1 = Wake-up (latched) <br> $0=$ No wake-up, or cleared | SPISTAT[1] | 0x1E | RW0-0 |

Table 9-6 SPI Interrupt Enable and Status Bits

[^22]| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ITBUFEN | FIFO status interrupt | ```1 = Enable (When IICTXE \(=1\) or IICRXNE \(=1\), Interrupt generated) \(0=\) Disable (no Wake-Up)``` | I2CITR[2] | 0x416 | RW-0 |
| IICTXE ${ }^{5}$ | TX-FIFO status | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | I2CSR1[7] | 0x417 | RO-0 |
| IICRXNE ${ }^{5}$ | RX-FIFO status | $\begin{aligned} & 1=\text { Not empty } \\ & 0=\text { Empty } \end{aligned}$ | I2CSR1[6] |  | RO-0 |
| ITEVEN | Event interrupt | ```1 = Enable \(0=\) Disable (no Wake-Up) Conditions for generating Event Interrupt: SBF = 1 (master) ADD10F = 1 (master) ADDF = 1 (master/slave) STOPF = 1 (slave)``` | I2CITR[1] | 0x416 | RW-0 |
| STOPF ${ }^{6}$ | Slave detect Stop Flag | $\begin{aligned} & 1=\text { Yes (set after ACK) } \\ & 0=\underline{\text { No }} \end{aligned}$ | I2CSR1[4] | 0x417 | RO-0 |
| ADD10F ${ }^{6}$ | Master send MSB <br> Address Flag | $\begin{aligned} & 1=\text { Yes (set after ACK) } \\ & 0=\text { No } \end{aligned}$ | I2CSR1[3] |  | RO-0 |
| ADDF ${ }^{6}$ | Master send LSB <br> Address/Slave <br> Receive Address <br> Match Flag | Master send address LSB: <br> 1 = Completed (set after ACK) <br> $0=$ Not completed <br> Slave receive address: <br> 1 = Matched or General Call <br> recognized <br> $0=$ Mismatched <br> Note: ADDF will not be set after NACK | I2CSR1[1] |  | RO-0 |
| SBF ${ }^{6}$ | Master send Start Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\underline{\text { No }} \end{aligned}$ | I2CSR1[0] |  | RO-0 |
| ITERREN | Error Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ <br> Conditions for generating error <br> Interrupt: $\begin{aligned} & \mathrm{OVR}=1 \\ & \mathrm{AF}=1 \end{aligned}$ | I2CITR[0] | 0x416 | RW-0 |

[^23]| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { ARLO }=1 \\ & \text { BERR }=1 \end{aligned}$ |  |  |  |
| TXABRT ${ }^{7}$ | Transmission abort flag (caused by an error or abnormal cause during the Transmission) | $\begin{aligned} & 1=\text { Abort occurred } \\ & 0=\text { No Abort occurred } \end{aligned}$ | I2CSR2[4] | 0x418 | RW0-0 |
| OVR ${ }^{7}$ | Overrun flag | 1 = Overrun <br> $0=$ No overrun <br> Conditions for Overrun: <br> TX-over: still write DR when the TX-FIFO is not empty; <br> RX-over: still receive data when the RX-FIFO is not empty; <br> RX-under: read when the RX-FIFO is empty; | I2CSR2[3] |  | RW0-0 |
| AF ${ }^{7}$ | ACK status | $\begin{aligned} & 1=\mathrm{NACK} \\ & 0=\mathrm{ACK} \end{aligned}$ | I2CSR2[2] |  | RW0-0 |
| ARLO ${ }^{7}$ | Master Arbitration fail Flag | $\begin{aligned} & 1=\text { Generate arbitration fail } \\ & 0=\text { No arbitration fail has occurred } \end{aligned}$ | I2CSR2[1] |  | RW0-0 |
| BERR ${ }^{7}$ | Bus error status (Start/Stop with misalignment detected) |  | I2CSR2[0] |  | RW0-0 |

Table 9-7 2C Interrupt Enable and Status Bits

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| URTE | Send BUF empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[1] | 0x48E | RW-0 |
| TXEF | Send BUF status | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ <br> Note: Write DATAL(8bit) / DATAH(9bit) to clear | URLSR[5] | 0x492 | RO-1 |
| URRXNE | Receive BUF not empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[0] | 0x48E | RW-0 |
| RXNEF | Receive BUF status | $\begin{aligned} & 1=\text { Not empty } \\ & 0=\text { Empty, or cleared } \end{aligned}$ <br> Note: Read DATAL(8bit) / DATAH(9bit) | URLSR[0] | 0x492 | RO-0 |

[^24]| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | to clear |  |  |  |
| TCEN | Send Completion Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[5] | 0x48E | RW-0 |
| TCF | Transmission Completion Flag | 1 = Completed <br> $0=\underline{\text { Not completed }}$ <br> Note: Write 1 to clear, or write DATAL(8bit) /DATAH(9bit) to clear | URTC[0] | 0x49C | R_W1C-1 |
| IDELE | Idle frame interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[3] | 0x48E | RW-0 |
| IDLEF ${ }^{8}$ | Idle frame detected Flag | $\begin{aligned} & 1=\text { Detected } \\ & 0=\text { Not detected } \end{aligned}$ | URLSR[6] | 0x492 | RW0-0 |
| RXSE ${ }^{9}$ | Receive status interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ <br> Conditions for receiving status <br> Interrupt: $\begin{aligned} & \mathrm{BKF}=1 \\ & \mathrm{FEF}=1 \\ & \mathrm{PEF}=1 \end{aligned}$ <br> OVERF = 1 | URIER[2] | 0x48E | RW-0 |
| BKF ${ }^{8}$ | Received broken frame Flag | $\begin{aligned} & 1=\text { Received } \\ & 0=\text { Not received, or cleared } \end{aligned}$ | URLSR[4] | 0x492 | RW0-0 |
| FEF ${ }^{8}$ | Received frame error Flag | $\begin{aligned} & 1=\text { Error } \\ & 0=\text { Correct, or cleared } \end{aligned}$ | URLSR[3] | 0x492 | RW0-0 |
| PEF ${ }^{8}$ | Received Parity error Flag | $\begin{aligned} & 1=\text { Error } \\ & 0=\underline{\text { Correct, or cleared }} \end{aligned}$ | URLSR[2] | 0x492 | RW0-0 |
| OVERF ${ }^{8}$ | Receive BUF overflow Flag | $\begin{aligned} & 1=\text { Overflow } \\ & 0=\text { Normal, or cleared } \end{aligned}$ | URLSR[1] | 0x492 | RW0-0 |
| WAKE | Mute Mode Wake-up Selection | $\begin{aligned} & 1 \text { = Address match } \\ & 0=\text { IDLE frame } \end{aligned}$ | URMCR[2] | 0x491 | RW-0 |
| ADDRF | Mute Mode Address Matching Flag | $\begin{aligned} & 1=\text { Match } \\ & 0=\text { Mismatch } \end{aligned}$ | URLSR[7] | 0x492 | RO-0 |

Table 9-8 USART Interrupt Enable and Status Bits

[^25]| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ITYPE0[1:0] | PORTx. 0 | External Interrupt Pin EINTx Trigger Type | ITYPE0[1:0] | 0x11E | RW-00 |
| ITYPE0[3:2] | PORTx. 1 |  | ITYPE0[3:2] |  | RW-00 |
| ITYPE0[5:4] | PORTx. 2 |  | ITYPE0[5:4] |  | RW-00 |
| ITYPE0[7:6] | PORTx. 3 | $00=\underline{\text { Low level }}$ |  |  | RW-00 |
| ITYPE1[1:0] | PORTx. 4 | $\begin{aligned} & 01 \text { = Rising edge } \\ & 10 \text { = Falling edge } \\ & 11 \text { = Double-edge } \end{aligned}$ | ITYPE1[1:0] | 0x11F | RW-00 |
| ITYPE1[3:2] | PORTx. 5 |  | ITYPE1[3:2] |  | RW-00 |
| ITYPE1[5:4] | PORTy. 6 |  | ITYPE1[5:4] |  | RW-00 |
| ITYPE1[7:6] | PORTy. 7 |  | ITYPE1[7:6] |  | RW-00 |

Table 9-9 External Interrupt Trigger Type Register ( $x=A, B, C ; y=A, B$ )

| Name | Status |  |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EINTO | $00=\underline{\text { PAO }}$ | 01 = PB0 | $10=\mathrm{PCO}$ | 11 = PD0 | EPS0[1:0] | 0x118 | RW-00 |
| EINT1 | $00=\underline{\text { PA1 }}$ | 01 = PB1 | $10=\mathrm{PC} 1$ | 11 = PD1 | EPS0[3:2] |  | RW-00 |
| EINT2 | $00=\underline{\text { PA2 }}$ | 01 = PB2 | $10=$ PC2 | 11 = PD2 | EPS0[5:4] |  | RW-00 |
| EINT3 | $00=\underline{\text { PA3 }}$ | 01 = PB3 | $10=\mathrm{PC} 3$ | 11 = PD3 | EPS0[7:6] |  | RW-00 |
| EINT4 | $00=\underline{\text { PA } 4}$ | 01 = PB4 | $10=$ PC4 | 11 = PD4 | EPS1[1:0] | 0x119 | RW-00 |
| EINT5 | $00=\underline{P A 5}$ | 01 = PB5 | $10=\mathrm{PC} 5$ | 11 = PD5 | EPS1[3:2] |  | RW-00 |
| EINT6 | $00=\underline{\text { PA6 }}$ | $01=$ PB6 | $10=$ PC6 | 11 = Reserved | EPS1[5:4] |  | RW-00 |
| EINT7 | $00=\underline{P A} 7$ | 01 = PB7 | $10=\mathrm{PC} 7$ | 11 = Reserved | EPS1[7:6] |  | RW-00 |

Table 9-10 External Interrupt Pin Selection Register

| Name | Status |  | Register | Addr. | Reset |
| :---: | :--- | :--- | :--- | :--- | :--- |
| EPIE0x | External Pin Interrupt | $1=$ Enable <br> $0=\underline{\text { Disable }}$ | EPIE0[7:0] | $0 \times 94$ | RW-00000000 |
| EPIF0x ${ }^{10}$ | External Pin Interrupt <br> Flag | $1=$ Yes (latched) <br> $0=\underline{\text { No }}$ | EPIF0[7:0] | $0 \times 14$ | R_W1C-00000000 |

Table 9-11 External Interrupt Enable and Flag Registers

[^26]
### 9.2. External pin interrupt

All I/O support external pin interrupts, and there are up to 8 external pin interrupt inputs (refer to EINT0~7), and the $\mathrm{I} / \mathrm{O}$ need to be set as input (TRISA/B/C[x]=1, and ANSELA $[\mathrm{x}]=0$ ), the trigger source can be selected as rising edge, falling edge, double edge and low level (refer to ITYPE $x$ ).


Figure 9-2 External Interrupt Block Diagram

## 10. Data EEPROM and Program PROM

Both the non-volatile DATA EEPROM memory array and the program memory PROM integrated on the FT62F08x are R/W accessible by instruction, with "CFGS" and "EEPGD" selecting the accessed memory area. $256 \times 8$-bit DATA EEPROM and $8 \mathrm{k} \times 14$-bit ( 128 page x 64 words) program PROM are independent of each other.

The DATA EEPROM memory array has a typical R/W endurance of 1 M cycles. The address range is $0 x 00$ ~ $0 x F F$. One byte ( 8 -bit) is written or read at a time.There is no page mode. The program PROM memory array has a typical R/W endurance of 100,000 cycles. The address range is $0 \times 0000 \sim 0 \times 1 F F F$. One word (14-bit) is written or erased at a time.

DATA EEPROM erase/program is self-timed by hardware, without software queries and saving limited code space. This allows WRITE to take place in the background while the CPU runs unhindered, or even to enter SLEEP. But when the PROM is erased/programmed, the CPU will stop executing instructions.

For DATA EEPROM, READ takes one instruction clock cycle, whereas WRITE takes $T_{\text {WRITE-EEPROM }}$ ( 3 ~ 5 ms if Auto-Erase is enabled, $1 \sim 3 \mathrm{~ms}$ if Auto-Erase is disabled. And for PROM, ERASE takes Terase-prom ( 0.75 $\sim 1.25 \mathrm{~ms}$ ), whereas WRITE takes $\mathrm{T}_{\text {write-prom }}(0.75 \sim 1.25 \mathrm{~ms}$ ). There is an on-chip charge pump so there is no need to supply an external high voltage for erase and program the EEPROM and PROM array. Before programming, DATA EEPROM can be configured to Auto-Erase, but PROM must be erased by software. The corresponding interrupt flag EEIF will be set when the EPROM write operation is complete.

There is no sequential READ or sequential WRITE. The address must be updated every time.
Any voltage above $\mathrm{V}_{\mathrm{POR}}$, which can be as low as 1.5 V from die to die and at high temperature, will be able to run the CPU at $8 \mathrm{MHz}, 2 \mathrm{~T}$. The $\mathrm{V}_{\text {DD-write }}$ for writing DATA EEPROM and PROM is higher. For DATA EEPROM , the minimum $\mathrm{V}_{\text {DD-wRITE }}$ is 1.9 V and 2.2 V for Temperature Grade 2 and Grade 1 respectively. For PROM , the minimum $V_{\text {DD-wRITE }}$ is 2.7 V . Reading DATA EEPROM and PROM does not have this minimum voltage limit (see $V_{\text {DD-READ). }}$

### 10.1. Summary of DATA EEPROM and PROM Related Registers

| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSON | In SLEEP mode, the Sysclk controls$\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ |  | CKOCON[7] | 0x95 | RW-0 |
| EEADR ${ }^{1}$ | When EEPGD = 0 | DATA EEPROM address |  |  |  |
|  | When EEPGD = 1 | LSB(8 bits) of PROM address | EEADRL[7:0] | 0x191 | RW-0000 0000 |
|  |  | MSB(5 bits) of the PROM address | EEADRH[4:0] | 0x192 | RW----0 0000 |
| EEDAT ${ }^{1}$ | when EEPGD = 0 | DATA EEPROM data | EEDATL[7:0] | 0x193 | RW-xxxx xxxx |
|  | When EEPGD = 1 | LSB(8 bits) of PROM data |  |  |  |

[^27]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSB(6 bits) of PROM data | EEDATH[5:0] | 0x194 | RW-xx xxxx |
| EEPGD | when CFGS $=0$ | 1 = Access to PROM <br> $0=$ Access to DATA EEPROM | EECON1[7] | 0x195 | RW-0 |
| CFGS | 1 = Access configuration register (READ access) <br> $0=$ Access to PROM or DATA EEPROM |  | EECON1[6] |  | RW-0 |
| FREE | PROM operation performed by the next WR command <br> 1 = Erase (cleared by hardware after erasing is finished) $0=\underline{\text { Write }}$ <br> Note: Valid only when CFGS $=0$ and EEPGD $=1$ |  | EECON1[4] |  | RW-0 |
| WRERR | PROM/DATA EEPROM Erase / Write Error Flag$\begin{aligned} & 1=\text { Premature terminated (any reset except POR) } \\ & 0=\text { Finished } \end{aligned}$ |  | EECON1[3] |  | RW-x |
| WREN | PROM/DATA EEPROM Write Enable | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | EECON1[2] |  | RW-0 |
| WR | PROM/DATA EEPROM Write Control <br> 1 = Start a write or writting <br> (After set to 1, wait at least 1 Sysclk to Read back, and it will reset to 0 automatically after the Write is finished) $0=\text { Finished }$ |  | EECON1[1] |  | RW1-0 |
| RD | PROM/DATA EEPROM Reading Control bit$\begin{aligned} & 1=\text { Yes (auto clear after finish) } \\ & 0=\underline{\text { No }} \end{aligned}$ |  | EECON1[0] |  | RW1-0 |
| EECON2 | PROM/DATA EEPROM Write Unlock Control bit <br> Write $0 \times 55$ before writing 0xAA for unlock operation, and then set WR to 1 . <br> Note: These Write operations must be completed in consecutive instruction cycles and cannot be interrupted. |  | EECON2[7:0] | 0x196 | WO-xxxx xxxx |
| DRDEN | PROM / DATA EEPROM Read Enable$\begin{aligned} & 1=\text { Enable (Wait at least } 0.2 \mu \mathrm{~s} \text { after setting } 1 \text { to } \\ & \quad \text { read DATA EEPROM) } \\ & 0=\underline{\text { Disable }} \end{aligned}$ |  | EECON3[0] | 0x198 | RW-0 |
| PONLY | DATA EEPROM Auto-Erase ( $\geq$ Verl apply) |  | WProof3 [6] | 0×391 | RW-0 |


| Name | Status | Register | Addr. | Reset |
| :---: | :--- | :--- | :--- | :--- |
|  | $1=$ No (Do not erase, write only) <br>  $0=\underline{Y e s}$ (Erase before writing) |  |  |  |

Table 10-1 EEPROM and PROM Related Control Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt $\begin{aligned} & 1=\text { Enable (PEIE, E } \\ & 0=\text { Global Shutdown } \end{aligned}$ | apply) <br> Nake-Up not affected) | INTCON[7] | ```Bank first address+0x0B``` | RW-0 |
| PEIE | Peripheral Interrupt Enable | 1 = Enable (EEIE applies) <br> $0=\underline{\text { Disable (no }}$ <br> Wake-Up) | INTCON[6] |  | RW-0 |
| EEIE | EEPROM/PROM <br> Write Completion Interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no } \\ & \text { Wake-Up) } \end{aligned}$ | INTCON[5] |  | RW-0 |
| EEIF ${ }^{2}$ | EEPROM/PROM <br> Write Completion Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | INTCON[2] |  | R_W1C-0 |

Table 10-2 EEPROM and PROM Interrupt Enable and Status Bits

### 10.2. DATA EEPROM

### 10.2.1 Write DATA EEPROM

1. Set "GIE = 0";
2. If "GIE = 1", then repeat (1);
3. Write target address to EEADRL;
4. Write target data to EEDATL;
5. Set "CFGS $=0$ " and "EEPGD $=0$ " to select access to DATA EEPROM;
6. Set "DRDEN $=0$ " and "WREN=1";
7. Write $0 \times 55$ and $0 x A A$ sequentially to EECON2;
8. Set "WR = 1" to start writing;
9. After programming completed (see $\mathrm{T}_{\text {write-Eeprom }}$ for writing time), "WR $=0$ " set automatically by hardware;
[^28]Program Example:
BCR INTCON, GIE
NOP
NOP ; interrupt response delay is 2 NOP
BTSC INTCON, GIE
LJUMP \$-4

BANKSEL EEADRL
LDWI DATA_EE_ADDR
STR EEADRL ; write target address
LDWI DATA_EE_DATA
STR EEDATL ; write target data
BCR EECON1, CFGS
BCR EECON1, EEPGD ; select access to DATA EEPROM
BSR EECON1, WREN

LDWI 55H
STR EECON2 ; write 0x55 to EECON2
LDWI AAH
STR EECON2
; write 0xAA to EECON2
BSR EECON1, WR
BSR INTCON, GIE
; start writing

BCR EECON1, WREN
;set GIE to 1

BTSC EECON1, WR
LJUMP \$-2
Note:

1. Data EEPROM Read while the array is still in programming will yield an incorrrect result.
2. Before starting the write operation of the DATA EEPROM , it needs to be unlocked, i.e., write $0 \times 55$ and 0xAA sequentially to EECON2, and cannot be interrupted, so all interrupts need to be disabled before unlocking.
3. After GIE is cleared, wait for the interrupt response delay of 2 NOP, and then determine if GIE is cleared again.
4. WR is set to 1 , wait at least one Sysclk (NOP or any other instructions) for software to read the correct WR value, otherwise it will read back to 0 (mistaken for writing finished).
5. After WR is set to 1 , clearing WREN will not affect the current write cycle.
6. When the write of DATA EEPROM is finished, WREN needs to be cleared by software, this protection mechanism can prevent accidental write operations. In addition, the Power-up Timer PWRT ( $\sim 64 \mathrm{~ms}$ ) also prevents writing to the DATA EEPROM.

### 10.2.2 Read DATA EEPROM

1. Set "GIE = 0";
2. If " $\mathrm{GIE}=1$ ", then repeat ( 1 );
3. Set "DRDEN = 1 ", and wait for $0.2 \mu \mathrm{~s}$;
4. Write target address to EEADRL;
5. Set "CFGS $=0$ " and "EEPGD $=0$ " to select access to DATA EEPROM ;
6. Set "RD = 1" to start reading;
7. Read the target data from EEDATL. The EEDATL register will hold this value until the next read or write operation. "RD" will auto clear by hardware;

The following is an example on how to read the DATA EEPROM:
BCR INTCON, GIE
NOP
NOP ; Interrupt response delay is 2 NOP
BTSC INTCON, GIE
LJUMP \$-4
BANKSEL EEADRL
BSR EECON3, DRDEN
NOP ; wait 0.2us
LDWI DATA_EE_ADDR
STR EEADRL ; Write target address
BCR EECON1, CFGS
BCR EECON1, EEPGD ; Select access to DATA EEPROM
BSR EECON1, RD ; Start reading
LDR EEDATL, W ; Data is read by instruction
Note:

1. The EEPROM can always be read by software regardless of the value of CPB.
2. After reading the data, the DRDEN needs to be cleared to save power.

### 10.2.3 Auto-erase

Writing data into a byte involves two steps: a byte erase followed by a byte program. Erase sets all the bits in the byte to " 1 " while program can selectively program individual bits to " 0 ". This device has a built in auto-erase function (set PONLY $=0$ ) where an erase always preceed program. Except for high temperature it is recommended to turn on Auto-Erase.

If Auto-erase is enabled, multiple programming of FF data is actually multiple erasure of the corresponding byte. However programming non-FF multiple times is the same as programming the byte once, as every time the bit programs it will be auto-erased first. Only when Auto-erase is disabled, multiplying programming will have a cumulative effect. There are situations when one would like to turn off Auto-erase, to do
cumulative programming to ensure successful programming, such as at very high temperature. See the flow below:

1. Make sure Auto-Erase is ON .
2. Erase the byte.
3. Read DATA EEPROM.
4. If byte is FF then continues, else go back to step (2).
5. Erase the same number of times as (2) again to ensure it is strongly erased.
6. Disable Auto-erase.
7. Program the desired data.
8. Read DATA EEPROM.
9. If the byte has the desire data then continues, else go back to (7).
10. Program the same number of times as (7) cumulatively to ensure it is strongly programmed.

### 10.3 Program PROM

The program address counter PC is 15 bits ( $0 x 0000 \sim 0 x 7 F F F$ ), supporting up to $32 k$ address space. FT61F0Ax / FT64F0Ax implements a 8k program PROM, divided into 128 pages x 64 words ( 1 word $=14$ bits), and the address range is $0 \times 0000 \sim 0 x 1 F F F$. When the program address exceeds $0 \times 1 F F F$, it will cause a rewind to $0 \times 0000$.

The software needs to erase the program PROM before executing the programming operation.
Note:

1. When BOOT (see FSECPB0) is set to sector encryption, the encrypted PROM sectors can only be read, not erased or written.

### 10.3.1 Erase Program PROM

The unit of software erasing PROM is 1 page ( 64 words)。

1. Set "GIE = 0";
2. If "GIE = 1", then repeat (1);
3. Write target address to EEADRL and EEADRH;
4. Set "CFGS $=0$ " and "EEPGD = 1" to select access to PROM;
5. Set "FREE = 1" , "WREN = 1" and "DRDEN = 0";
6. Write $0 \times 55$ and $0 x A A$ sequentially to EECON2;
7. $\quad$ Set $" W R=1 "$ to start erasing;
8. After the erasing is finished (the erasing time $T_{\text {ERASE-PROM }}$ is $0.75 \sim 1.25 \mathrm{~ms}$ ), "FREE" will auto clear by hardware;

Program Example:

BCR INTCON, GIE
NOP
NOP ; Interrupt response delay is 2 NOP
bTSC INTCON, GIE
LJUMP \$-4
BANKSEL EEADRL
LDR ADDRL, W
STR EEADRL ; Write the LSB(8 bits) of the target address
LDR ADDRH,W
STR EEADRH ; Write the MSB(7 bits) of the target address
BCR EECON1, CFGS
BCR EECON1, EEPGD ; Select access to PROM
bSR EECON1, FREE
BSR EECON1, WREN
LDWI 55H
STR EECON2
; Write 0x55 to EECON2
LDWI AAH
STR EECON2
; Write OXAA to EECON2
BSR EECON1, WR
; Start erasing
NOP
NOP
; Wait for 2 NOP to set Erase
BCR EECON1, WREN ; Disable Write enable
BSR INTCON, GIE ; GIE set to 1
Note:

1. Before starting the erase operation of the PROM, it needs to be unlocked, that is, write $0 \times 55$ and $0 \times A A$ sequentially to EECON2, and cannot be interrupted, so all interrupts need to be disabled before unlocking.
2. After WR is set to 1 , it takes 2 instruction cycles for the processor to set the erase operation, so 2 NOP instructions must follow immediately after the erase instruction.
3. During the erase cycle $T_{\text {ERASE-Prom }}$, the CPU will suspend execution of instructions and the clocks and peripherals will continue to run.
4. After the erase is complete, the program will continue to execute from the third instruction after the Erase instruction.

### 10.3.2 Write Program PROM

The unit of software programming PROM is 1 word ( 14 bits), so 1 page needs to be programmed 64 times. Before programming, the corresponding address must be erased or unprogrammed.

1. Set "GIE $=0$ ";
2. If " $\mathrm{GIE}=1$ ", then repeat ( 1 );
3. Write target address to EEADRL and EEADRH;
4. Set "CFGS $=0$ " and "EEPGD $=1$ " to select access to PROM ;
5. Set "DRDEN $=0$ ", "FREE $=0$ " and "WREN $=1$ ";
6. Write target data to EEDATL and EEDATH;
7. Write $0 \times 55$ and $0 x A A$ sequentially to EECON2;
8. Set "WR = 1" to start writing;
9. After writing is finished (programming time $T_{\text {WRITE-PROM }}$ is $0.75 \sim 1.25 \mathrm{~ms}$ ), "WR" will auto clear by hardware;
10. Repeat the above steps until all data is written;

Program Example (target data is loaded via indirect addressing):
BCR INTCON, GIE
NOP
NOP ; Interrupt response delay is 2 NOP
BTSC INTCON, GIE
LJUMP \$-4
BANKSEL EEADRL
LDR ADDRL, W
STR EEADRL
LDR ADDRH,W
STR EEADRH
LDWI LOW DATA_ADDR
STR FSROL
LDWI HIGH DATA_ADDR
STR FSROH
BCR EECON1, CFGS
BCR EECON1, EEPGD
; Write the LSB (8 bits) of the target address
; Write the MSB (7 bits) of the target address
; Load the LSB (8 bits) of the address of the target data
; Load the MSB (7 bits) of the address of the target data

BCR EECON1, FREE
BSR EECON1, WREN
MOVIW FSR++
STR EEDATL ; Write the LSB (8 bits) of the target data
MOVIW FSR++
STR EEDATH ; Write MSB (6 bits) of target data
LDWI 55H
STR EECON2 ; Write 0x55 to EECON2
LDWI AAH
STR EECON2 ; Write OxAA to EECON2
BSR EECON1, WR ; Start writing
NOP
NOP
; Set the write operation to wait for 2 NOPs
BCR EECON1, WREN ; Disable write enable
BSR INTCON, GIE
; Set GIE to 1

## Note:

1. When writing target data to EEDATL and EEDATH, it will be loaded into the 14 -bit write latch. After finishing writing, the write latch will be reset to $0 \times 3$ FFF.
2. Before starting the PROM write operation, it needs to be unlocked, i.e., write $0 \times 55$ and $0 \times A A$ to EECON2 sequentially and cannot be interrupted, so all interrupts need to be disabled before unlocking.
3. After WR is set to 1 , it takes 2 instruction cycles for the processor to set the write operation, so 2 NOP instructions must be followed immediately after the write instruction.
4. During the cycle $\mathrm{T}_{\text {write-prom }}$, the CPU will suspend instruction execution, and the clocks and peripherals will continue to run.
5. After finishing writing, the program will continue execution from the third instruction after the Write instruction.
6. When some PROM data needs to be changed, and other data of the current page needs to be preserved, modify it according to the following steps:
a) Load the starting address of the page to be modified;
b) Read all the data of the current page and save it to the RAM mapping area;
c) Modify the new data to be changed in the RAM mapping area;
d) Load the starting address of the page to be modified and erase the current page;
e) Write the data of the RAM mapped area to the current page one by one according to the programming steps;

### 10.3.3 Read Program PROM

1. Set "GIE $=0$ ";
2. If " $\mathrm{GIE}=1$ ", then repeat ( 1 );
3. Write target address to EEADRL and EEADRH;
4. Set "CFGS $=0$ " and "EEPGD $=1$ " to select access to PROM;
5. Set "RD = 1" to start reading;
6. After waiting for 2 instruction cycles, the PROM data is written to the EEDATH:EEDATL register, thus 2 NOP instructions must follow immediately after the read instruction. RD" will auto clear by hardware. The EEDATH:EEDATL register will hold this value until the next Read or Write operation.

The following is an example on how to read the PROM:
BCR INTCON, GIE
NOP
NOP ; Interrupt response delay is 2 NOP
BTSC INTCON, GIE

## LJUMP \$-4

BANKSEL EEADRL
LDWI PROG_ADDR_LO

```
STR EEADRL
LDWI PROG_ADDR_HI
STR EEADRH ; Write the MSB (7 bits) of the target address
BCR EECON1, CFGS
BSR EECON1, EEPGD ; Select access to PROM
BSR EECON1, RD ; Start reading
NOP
NOP
LDR EEDATL,W ; LSB(8 bits) of read data
STR PROG_DATA_LO
LDR EEDATH, W ; MSB (6 bits) of read data
STR PROG_DATA_HI
```

Notice:

1. The PROM can always be read by software regardless of the value of CPB.

### 10.4. Read BOOT Register UCFGx

When CFGS = 1, software can read the BOOT register area UCFGx (see Section 17.1). UCFGx and program PROM are independent of each other, and the address starts from 0x8000. For unimplemented units, read returns undefined.

## 11. 12-bit ADC

The ADC can convert the analog input signal into a 12-bit digital signall and operate at different clock speeds with a 11-bit accuracy at clock speeds up to 4 MHz (i.e. 200 kHz sample rate, $5 \mu \mathrm{~s} /$ sample).


Figure 11-1 ADC Block Diagram

The analog input signal can be selected as one of eight I/O (ANx) channels or an internal channel (1/4VDD). ADC is triggered by instructions, I/O (PA4 / PB3) or PWM. A delay or leading edge blanking (LEB) can be added between trigger and ADC sampling.

When the ADC conversion is complete, the corresponding interrupt flag will be set, it can trigger an interrupt and/or Wake-up from SLEEP.

The ADC reference voltage ( $\mathrm{V}_{\mathrm{ADC}}$-REF) can be selected as $\mathrm{V}_{\mathrm{DD}}$ by instructions, one of three internal reference voltages ( $0.5 \mathrm{~V}, 2 \mathrm{~V}, 3 \mathrm{~V}$ ), or input the external reference voltage via $\mathrm{I} / \mathrm{O}$.

ADC can be calibrated automatically. In addition, the ADC conversion process runs in the background, and the CPU can execute other instructions during the conversion.

If the ADC needs to keep active in SLEEP:

1. Set $\mathrm{SYSON}=1$ to keep Sysclk active;
2. When the ADC convertion clock source is LIRC, LIRC will keep active after entering SLEEP, regardless of SYSON;

When the ADC is configured as hardware trigger (PA4/PB3 or PWM), GO/DONE is directly set by the hardware trigger event and starts A/D conversion, and the software set GO/DONE will be ignored.

In applications with high sampling rates, there are 3 time points to pay attention to when using the ADC:

1. The moment when the selected channel starts sampling.
2. The moment when the sampling ends. Immediately before the sample-and-hold circuit is disconnected, the voltage value on the selected channel is used to measure the conversion.
3. The moment when the data conversion is completed.

### 11.1. Summary of ADC Related Registers

| Name | Addr. | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | Bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | $0 \times 9 \mathrm{~A}$ | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| ADRESL | 0x9B | LSB of A/D conversion result |  |  |  |  |  |  |  | xxxx xxxx |
| ADRESH | 0x9C | MSB of A/D conversion result |  |  |  |  |  |  |  | xxxx xxxx |
| ADCON0 | 0x9D | CHS[3:0] |  |  |  | ADCAL | ADEX | GO/DONE | ADON | 00000000 |
| ADCON1 | 0x9E | ADFM | ADCS[2:0] |  |  | ADNREF[1:0] |  | ADPREF[1:0] |  | 00000000 |
| ADCON2 ${ }^{1}$ | 0x9F | ADINTREF[1:0] |  | ETGTYP[1:0] |  | ADDLY. 8 | ETGSEL[2:0] |  |  | 00000000 |
| ADDLY ${ }^{1}$ | 0x1F | ADDLY[7:0] / LEBPRL[7:0] |  |  |  |  |  |  |  | 00000000 |
| ADCON3 ${ }^{1}$ | 0x41A | ADFBEN | ADCMPOP | ADCMPEN | ADCMPO | LEBADT | - | ELVDS[1:0] |  | 0000 0-00 |
| ADCMPH | 0x41B | ADCMPH[7:0] |  |  |  |  |  |  |  | 00000000 |
| LEBCON ${ }^{1}$ | 0x41C | LEBEN | LEBCH |  | - | EDGS | BKS2 | BKS1 | BKS0 | 000-0000 |

Table 11-1 ADC Related Register Address

[^29]Fremont Micro Devices

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt | $\begin{aligned} & \hline 1 \text { = Enable (PEIE, ADCIE } \\ & \text { apply) } \\ & 0=\underline{\text { Global Shutdown }} \\ & \text { (Wake-Up not affected) } \end{aligned}$ | INTCON[7] | Bank first address+ | RW-0 |
| PEIE | Peripheral Interrupt Enable | $\begin{aligned} & 1=\text { Enable (ADCIE applies) } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ | INTCON[6] |  | RW-0 |
| ADCIE | ADC Conversion Completion Interrupt | $\begin{aligned} & 1 \text { = Enable } \\ & 0=\underline{\text { Disable (no Wake-Up) }} \end{aligned}$ | PIE1[0] | 0x91 | RW-0 |
| ADCIF ${ }^{2}$ | ADC Conversion Completion Flag | $\begin{aligned} & 1=\text { Yes (latched) } \\ & 0=\underline{\text { No }} \end{aligned}$ | PIR1[0] | $0 \times 11$ | R_W1C-0 |

Table 11-2 ADC Interrupt Enable and Status Bits

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| ADRESL | LSB of A/D conversion result <br> ADFM=0: ADRESL[7:4] = least significant of 4 bits (the rest are "0") <br> ADFM=1: ADRESL[7:0] = LSB | ADRESL[7:0] | 0x9B | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| ADRESH | MSB of A/D conversion result <br> ADFM $=0$ : ADRESH[7:0] = MSB <br> ADFM=1: ADRESH[3:0] = Most significant of 4 bits (the rest are " 0 ") | ADRESH[7:0] | 0x9C | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| SYSON | In SLEEP mode, the system clock controls $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | CKOCON[7] | 0x95 | RW-0 |
| ADCEN | ADC Clock $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | PCKEN[0] | 0x9A | RW-0 |
| CHS |  ADC Analog Input Channel <br> $0000=\mathrm{AN0}$ $0101=\mathrm{AN} 5$ <br> $0001=\mathrm{AN} 1$ $0110=\mathrm{AN} 6$ <br> $0010=\mathrm{AN} 2$ $0111=\mathrm{AN} 7$ <br> $0011=\mathrm{AN} 3$ $1000=1 / 4 \mathrm{~V}_{\mathrm{DD}}$ <br> $0100=\mathrm{AN} 4$ $1 \mathrm{xxx}=$ Reserved | ADCON0[7:4] | 0x9D | RW-0000 |
| ADCAL | ADC Auto Calibration Enable (settable when ADON $=0$ ) | ADCONO[3] |  | RW-0 |

[^30]| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
|  | 1 = Calibration on / Calibration in progress (auto clear when calibration is complete) $0=\underline{\text { Calibration completed } / \text { Not started }}$ |  |  |  |
| ADEX | ADC Trigger Condition (GO/DONE) <br> $1=$ GO/DONE is set by PA4 / PB2 or PWM (hardware triggered) <br> $0=$ GO/DONE is set by instructions (software triggered) | ADCONO[2] |  | RW-0 |
| GO/DONE | ADC Conversion Start and status bits <br> 1 = A/D conversion enabled by software, PA4/PB2 or PWM (auto clear after conversion is complete) $0=\underline{\text { Conversion completed } / \text { No conversion }}$ | ADCONO[1] |  | RW-0 |
| ADON | $\begin{aligned} & 1=\text { ADC enable } \\ & 0=\underline{\text { ADC disable (no current consumption) }} \end{aligned}$ | ADCONO[0] |  | RW-0 |
| LFMOD | 1: LIRC $=256 \mathrm{kHz}$ ( $0:$ LIRC $=\underline{32 \mathrm{kHz}}$ | TCKSRC[7] | 0X31F | RW-0 |
| ADFM | A/D Conversion Result Format (See "ADRESH") $\begin{aligned} & 1=\text { Right aligned } \\ & 0=\underline{\text { Left aligned }} \end{aligned}$ | ADCON1[7] |  | RW-0 |
| ADCS | A/D Conversion Clock Sources $\begin{array}{ll} 000=\text { SysCIk } / 2 & 100=\text { SysCIk } / 4 \\ 001=\text { SysCIk/8 } & 101=\text { SysCIk/16 } \\ 010=\text { SysCIk/32 } & 110=\text { SysCIk/64 }^{(6)} \\ 011=\text { LIRC }^{(*)} & 111=\text { LIRC }^{(*)} \end{array}$ <br> ${ }^{(*)}$ LIRC $=32 \mathrm{kHz}$ or 256 kHz , depends on the value of LFMOD | ADCON1[6:4] | 0x9E | RW-000 |
| ADNREF | $\begin{aligned} & \underline{V}_{\text {ADC-REF }}-\text { (negative reference voltage) } \\ 00 & =\text { Internal } \mathrm{V}_{\text {ADC-REF }} \\ 01 & =\underline{\mathrm{GND}} \\ 10 & =\text { Internal } \mathrm{V}_{\text {ADC-REF }}+\text { External Capacitor } \mathrm{C}_{\text {EXT }} \\ 11 & =\text { External reference voltage (I/O) } \end{aligned}$ | ADCON1[3:2] | 0x9E | RW-00 |
| ADPREF | $\underline{V}_{\text {ADC-REF }} \pm$ (positive reference voltage) $\begin{aligned} & 00=\underline{\text { Internal } V_{A D C-R E F}} \\ & 01=\mathrm{V}_{\mathrm{DD}} \\ & 10=\text { Internal } \mathrm{V}_{\mathrm{ADC}}-\mathrm{REF}+\text { External Capacitor } \mathrm{C}_{\mathrm{EXT}} \\ & 11=\text { External reference voltage (I/O) } \end{aligned}$ | ADCON1[1:0] |  | RW-00 |
| ADINTREF | Internal $\mathrm{V}_{\text {ADC-REF }}$ | ADCON2[7:6] | 0x9F | RW-00 |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & 00=0.5 \\ & 01=2.0 \\ & 10=3.0 \\ & 11=\text { (not connected }) \end{aligned}$ |  |  |  |
| ETGTYP | External Trigger Edge (applicable when ADEX=1) $00=($ PWM or PA4/PB2-ADC ETR) Falling edge $01=$ (PWM or PA4/PB2-ADC_ETR) Rising edge $10=$ Midpoint of one PWM period ${ }^{\text {( })}$ <br> 11 = End of one PWM period ${ }^{*}$ <br> ${ }^{(4)}$ : The center-aligned PWM mode of TIM1 is selected by default; | ADCON2[5:4] |  | RW-00 |
| ADDLY. 8 <br> / LEBPR9 | 8th bit of LEB Counter or ADC Delay Counter (See "ADDLY") | ADCON2[3] |  | RW-0 |
| ETGSEL | External Trigger Source (applicable when ADEX=1) | ADCON2[2:0] |  | RW-000 |
| ADDLY/ LEBPRL | ADC Delay/LEB (Non-software triggered, i.e. valid when ADEX = 1) <br> (This is the LSB, ADDLY. 8 is the MSB) <br> Delay time $=(A D D L Y+6) \times T_{A D}$ <br> (If the PWM output is enabled to trigger the ADC, ADDLY must not be changed during PWM operation) | ADDLY[7:0] | 0x1F | $\begin{gathered} \text { RW-0000 } \\ 0000 \end{gathered}$ |
| ADFBEN | ADC Threshold Comparison Result Match Event Triggers PWM Fault-Break $\begin{array}{\|l} 1=\text { Enable } \\ 0=\text { Disable } \end{array}$ | ADCON3[7] |  | RW-0 |
| ADCMPOP | Polarity of ADC Threshold Comparison $\begin{aligned} & 1=\text { MSB of ADC result }<\operatorname{ADCMPH}[7: 0] \\ & 0=\underline{M S B} \text { of ADC result } \geq \operatorname{ADCMPH}[7: 0] \end{aligned}$ | ADCON3[6] | 0x41A | RW-0 |
| ADCMPEN | ADC Threshold Comparison $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable (Clear the break event generated by }} \\ & \text { ADCMP) } \end{aligned}$ | ADCON3[5] |  | RW-0 |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| ADCMPO | ADC Comparison Output (Updated every time A/D conversion is completed) <br> When ADCMPOP = 1 $\begin{aligned} & 1=\text { MSB of ADC result }<\operatorname{ADCMPH[7:0]~(no~latch)~} \\ & 0=\underline{M S B} \text { of ADC result } \geq \operatorname{ADCMPH[7:0]~} \\ & \text { when ADCMPOP }=0 \\ & 1=\text { MSB of ADC result } \geq \text { ADCMPH[7:0] (no latch) } \\ & 0=\underline{M S B ~ o f ~ A D C ~ r e s u l t ~}<\operatorname{ADCMPH[7:0]~} \end{aligned}$ | ADCON3[4] |  | RO-0 |
| LEBADT | ADC starts automatic conversion after LEB $\begin{aligned} & 1=\text { Trigger ADC conversion } \\ & 0=\underline{\text { No ADC conversion triggered }} \end{aligned}$ | ADCON3[3] |  | RW-0 |
| ADCMPH | ADC Comparison Threshold (MSB only, $0.4 \%$ steps) | ADCMPH[7:0] | 0x41B | $\begin{gathered} \text { RW-0000 } \\ 0000 \end{gathered}$ |
| LEBEN | ADC Trigger and LEB Enable of BKIN $\begin{array}{ll} 1=\text { Enable } & \text { (Switching when GO/DONE=1 will } \\ 0=\text { Disable } & \text { produce unexpected results) } \end{array}$ | LEBCON[7] |  | RW-0 |
| LEBCH |  LEB Signal Source  <br> 00 TIM1 CH1  <br> $01=$ TIM1_CH2 $10=$ TIM1_CH3  | LEBCON[6:5] | 0x41C | RW-00 |
| EDGS | LEB Trigger Edge $\begin{aligned} & 1=\text { Falling edge } \\ & 0=\underline{\text { Rising edge }} \end{aligned}$ | LEBCON[3] |  | RW-0 |

Table 11-3 ADC Related Registers

### 11.2. ADC Configuration

Configuring the ADC includes the following settings (When changing configuration, set ADON $=0$ to turn off A/D conversion or external trigger):

- ADC clock module
- Channel selection
- ADC reference voltage
- ADC conversion clock source
- Conversion result format
- ADC Calibration
- Trigger source
- ADC Delay or Leading Edge Blanking (LEB)
- Threshold comparison (optional)
- Response (interrupt setting)

Channel Selection - The input channel is selected by the CHS register, which is connected to the sample-and-hold circuit for ADC conversion, with corresponding I/O configured as analog input by setting TRISx $=1$ and ANSELAx $=1$.

ADC Reference Voltage ( $\mathrm{V}_{\text {ADC-REF }}$ ) - The ADC measures the input analog voltage with 2 reference voltages as relative values: $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF-. }}$. The reference voltage can be selected as follow choices:

- $\quad$ VDD can be selected as $\mathrm{V}_{\text {REF }}$, , $\operatorname{GND}$ can be selected as $\mathrm{V}_{\text {REF- }}$
- Internal Reference Voltage
- Internal Reference Voltage plus external capacitor $\mathrm{C}_{\mathrm{EXT}}$
- External Reference Voltage ( $\mathrm{V}_{\text {REF }+}$ for PB5, $\mathrm{V}_{\text {REF-for }}$ for )
$\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF-Can }}$ be different combinations of the above selections, the internal reference voltage cannot be selected at the same time, otherwise $\mathrm{V}_{\text {REF-will }}$ be forced to connect to GND.

The internal reference voltage can be $0.5 \mathrm{~V}, 2.0 \mathrm{~V}, 3.0 \mathrm{~V}$ or "Not connected" (see "ADINTREF", Table 11-3)。
ADC Conversion Clock Selection - The ADC can select 7 clock frequencies by instructions (see "ADCS", Table 11-3):

- SysCIk/N; N = 2, 4, 8, 16, 32, 64
- LIRC ( 256 kHz or 32 kHz , see "LFMOD")


Figure 11-2 ADC Clock Configuration

Conversion Result Format - A/D conversion results can be stored in either left-aligned or right-aligned formats (see "ADFM" in Table 11-3). A/D auto-calibration values are also affected by this format.


Figure 11-3 ADC Conversion Result Format
ADC Auto-Calibration - It is recommended that the ADC be calibrated at least once before starting the conversion, calibration enables self-correction of ADC offset errors. Automatic calibration can be initiated by setting "ADCAL = 1". After calibration is completed, the ADC module is in the calibrated state and the calibration value is always stored but not visible, any reset will invalidate it.

Calibration steps:

1. Set $\operatorname{ADON}=0$ (ADON and ADCAL cannot be 1 at the same time);
2. Select $\mathrm{V}_{\text {REF+ }}$ and $\mathrm{V}_{\text {REF- }}$ (need to be selected correctly, the calibration result will affect the subsequent ADC conversion);
3. $\operatorname{Set} \operatorname{ADCAL}=1$;
4. Auto calibration is completed, ADCAL auto clears.


Figure 11-4 ADC Auto-Calibration Timing Diagram

### 11.2.1. ADC Trigger and Delay Configuration

ADC conversion can be triggered by an instruction (ADEX = 0) , PWM (edge / cycle) or I/O (PA4 / PB2) transition edge (ADEX = 1). Among them, the trigger type of PWM can be selected as "Rising edge", "Falling edge" , " Midpoint of cycle " or " End of cycle " , and the trigger edge of PA4 / PB2 can be selected as "Rising edge" or "Falling edge" (see "ETGTYP" and "ETGSEL" , Table 11-3).


Figure 11-5 LEB Block Diagram

In high-speed switching applications, the conduction of switching devices (e.g. MOSFETs/IGBTs) usually generates extremely large transient currents immediately, and these transients can lead to measurement errors. Considering the LEB feature, applications can ignore the expected transients caused by the MOSFETs / IGBTs near the PWM Output Edge.

The Clock Source for both LEB and PWM is T1CK (Timer1 Clock Source). During LEB timing, the ADC keeps sampling until LEB timing overflows (see "LEBPR", Table 11-3). If an active LEB trigger edge occurs again during the LEB timing cycle, the LEB timer will resume and start counting again.

| Trigger Conditions | Delay/LEB | Trigger Channel |
| :---: | :---: | :---: |
| Instruction | (No delay) | (N/A) |
| I/O (PA4/PB2) | $(\mathrm{ADDLY}+6) \times \mathrm{T}_{\text {AD }} ;$ ADDLY $=$ LEBPR | I/O (PA4/PB2) |
| PWM | (LEBPR+6) $\times \mathrm{T}_{\text {AD }}$ | LEBEN = 0; ETGSEL (LEBCH ignored) |
|  | $($ LEBPR +3$) \times \mathrm{T}_{\text {T1CK }}+3 \times \mathrm{T}_{\text {AD }}\left(\mathrm{T}_{\text {T1CK }}=\right.$ Timer1 period $)$ | LEBEN $=1 ;$ LEBCH (ETGSEL ignored) |

Table 11-4 ADC Trigger, Delay and Channel Settings

If triggered by software ( $\mathrm{ADEX}=0$ ) , $\mathrm{A} / \mathrm{D}$ conversion starts immediately after GO/DONE is set by the instruction. If triggered by PA4/PB2 or PWM, there is a certain delay time (" $6 \times \mathrm{T}_{\mathrm{AD}}$ " or " $3 \times \mathrm{T}_{\mathrm{T1CK}}+3 \times \mathrm{T}_{\mathrm{AD}}$ ", see Table 11-4) . Before GO/DONE is set, additional delay can be added by setting the ADDLY/LEBPR registers . The ADC delay timer (ADDLY) and the LEB timer (LEBPR) share the same 9-bit counter, which consists of LEBPR9 and LEBPRL[7:0] . After the delay, the sample-and-hold circuit will be disconnected within " $3.5 \times \mathrm{T}_{\mathrm{AD}}-4.5 \times \mathrm{T}_{\mathrm{AD}}$ " time.

Note:

1. ADEX and ADON registers need to be set before enabling LEB.
2. New trigger conditions will be ignored until the ADC conversion is completed. .
3. If LEBEN $=1$, ETGSEL will be ignored, and will share the trigger source with LEB. At this time, the automatic conversion of the ADC will be triggered by the overflow of the LEB timer (see "LEBADT" or "EDGS", Table 11-3).

### 11.2.2. ADC Aborts Conversion

Sometimes ADC need to be aborted, such as starting new sampling.

- When ADEX $=0$ (instruction triggered), the ADC can be aborted by software setting GO/DONE $=0$.
- When $\operatorname{ADEX}=1$, the ADC must be stopped by turning off the ADC module (ADON $=0$ ).
- When ADC conversion is aborted, the aborted operation takes $4 \times T_{A D}$ to process, after which ADRESH and ADRESL will be partially updated with the value of the converted completed bits and the incomplete bits will all be filled with the value of the last converted bit.
- When the system is reset, the ADC will be aborted and the ADC module will be turned off because the corresponding registers are reset.


### 11.2.3. Threshold Comparison

The ADC can automatically compare the result with the threshold previous value in the ADCMPH register after the conversion is completed (see "ADCMPEN"). The comparison polarity is set by ADCMPOP, and the comparison result is output by ADCMPO. The PWM Fault Break can be triggered when the corresponding matching condition occurs (see "ADFBEN"). Only the MSB of the conversion result is used for the threshold comparison, so the comparison step between $\mathrm{V}_{\mathrm{REF}}+$ and $\mathrm{V}_{\mathrm{REF}}$ is $0.4 \%$.

Note:

1. ADCMPO will be cleared when $\operatorname{ADCMPEN}=0$ or $\mathrm{ADON}=0$; when entering sleep mode, ADCMPO will not be cleared.


Figure 11-6 ADC Threshold Comparison Block Diagram

### 11.2.4. Interrupt

The corresponding interrupt flag ADCIF will be set when the ADC conversion is completed. Whether to trigger an interrupt and/or wake up from SLEEP depends on the corresponding interrupt enable controls (GIE, PEIE, ADCIE).

Note:

1. ADCIF is set every time an ADC normal conversion completes, regardless of whether the Interrupt Enable is on.
2. ADCIF will not be set when automatic calibration is completed or when software aborts AD conversion.

### 11.3. Sample-and-hold time

The sample hold time, $\mathrm{T}_{\text {ACQ }}$ must be long enough to ensure that the internal ADC voltage is stable within $0.01 \%$ of the input channel voltage, resulting in 12-bit accuracy ( $0.024 \%$ ). The relationship between the sample-and-hold time and the external series resistance is as follows (Table 11-5):

$$
\left.T_{A C Q}>0.03 \times(R+1) \mu \mathrm{s} . \text { (the unit of } R \text { is } k \Omega\right)
$$

When $T_{\text {ACQ }}$ is $0.5 \mu \mathrm{~s}$, the external series resistor must $\leq 15 \mathrm{k} \Omega$. If a larger series resistor is used, $\mathrm{T}_{\text {ACQ }}$ will increase proportionally. Junction leakage current limits the maximum allowable value of series resistance. For a junction leakage current of 5 nA , a voltage drop of 0.25 mV ( $0.0125 \%$ of the 2 V reference) occurs across the series resistance of $50 \mathrm{k} \Omega$. When the temperature exceeds $100^{\circ} \mathrm{C}$, the junction leakage current will increase significantly. Therefore, the smaller the series resistance is, the better.

| Series resistance | $T_{\mathrm{ACQ}}$ |
| :---: | :---: |
| $>50 \mathrm{k} \Omega$ | (Not recommended) |
| $48 \mathrm{k} \Omega$ | $\geq 1.5 \mu \mathrm{~s}$ |
| $32 \mathrm{k} \Omega$ | $\geq 1.0 \mu \mathrm{~s}$ |
| $<15 \mathrm{k} \Omega$ | $\geq 0.5 \mu \mathrm{~s}$ |

Table 11-5 Correspondence between different external series resistances and the shortest $\mathrm{T}_{\text {ACQ }}$
The sample-and-hold time is the time that the internal ADC observes the voltage of the input channel.
Start of sample-and-hold time = after channel switching (see "CHS") or ADC stabilization (see $\mathrm{T}_{\mathrm{sT}}$ ), the longer time shall prevail.

End of sample-and-hold time $=3.5-4.5 \times T_{A D}$ after the hardware trigger delay or setting GO/DONE to 1 by software, the delay time is determined by the trigger condition (see Table 11-4), and the sample-and-hold circuit is disconnected.

Sampling point $=$ the instant before the sample-and-hold circuit is disconnected, with the uncertainty of 3.5 $4.5 \times \mathrm{T}_{\mathrm{AD}}$.

Data conversion starts after turnning off the sampling, and the conversion process takes $13.5 \times \mathrm{T}_{\mathrm{AD}}$. Therefore, it takes $17 \times \mathrm{T}_{\mathrm{AD}}$ to $18 \times \mathrm{T}_{\mathrm{AD}}$ from the end of the hardware trigger delay or the software GO/ONE setting to the completion of data conversion. After the data conversion is completed, the sample-and-hold circuit is closed again to start the next sampling cycle. It is also necessary to wait for a sufficient sampling time $\mathrm{T}_{\mathrm{ACQ}}$ before starting A/D conversion again.

### 11.4. Minimum sampling time

$T_{A D}$ is the clock cycle of the ADC. The minimum time required to complete 12-bit conversion: $T_{A C Q}+18 \times T_{A D}$ The maximum sampling rate that can guarantee the accuracy of 11 -bit accuracy is $200 \mathrm{kHz}(\sim 5 \mu \mathrm{~s} / \mathrm{sample})$.


Figure 11-7 Analog-to-Digital conversion $T_{A D}$ cycle

### 11.5. Example of ADC Conversion Steps

To set up the ADC:

1. Set $A D C E N=1$ to turn on the $\operatorname{ADC}$ module clock.
2. Configure the PORT:
a. Set TRISx = 1 to disable pin output driving;
b. Set ANSELAx = 1 to disable digital input, weak pull-up and weak pull-down.
3. Configure the ADC module:
a. Select ADC conversion clock source;
b. Select ADC reference voltage;
c. Select ADC trigger conditions: software, PA4/PB3-ADC_ETR or PWM, with or without LEB;
d. Select the conversion result format;
4. ADC auto calibration (recommended to turn on):
a. Set $A D C A L=1$, start auto calibration;
b. Wait and query ADCAL, it will auto clear after calibration is completed;
5. Set threshold comparison (optional)
6. Configure ADC interrupt (optional):
a. Enable ADC conversion completion interrupt;
b. Enable Master Peripheral Interrupt;
c. Global Interrupt Shutdown (enable if the interrupt service routine needs to be executed);
7. Turn on the ADC module. Then wait for the required stabilization time $\mathrm{T}_{\mathrm{ST}}(\sim 15 \mu \mathrm{~s})$, when $\mathrm{V}_{\text {ADC-REF }}$ selects the internal reference voltage, then wait for the longer of the internal reference voltage stabilization time $T_{\text {VRINT }}$ (see "T $T_{\text {VRINT }}$ ", Section 19.7) and $T_{S T}$ time, namely max ( $\mathrm{T}_{\text {VRINT }}, \mathrm{T}_{\mathrm{ST}}$ ).

So far, the ADC is ready to sample the different channels. When sampling the input channel:

1. The ADC input is selected as the channel to be measured (see "CHS").
2. If necessary, clear the ADC conversion completion interrupt flag ADCIF.
3. The shortest sampling time $\mathrm{T}_{\mathrm{ACQ}}$, which must be long enough to ensure that the internal ADC input capacitor is fully charged within $0.01 \%$ of the input channel voltage. In addition, depending on the trigger type, there may be a delay in retriggering after switching channels or after the ADC has stabilized (the longer time shall prevail).
a. For software triggering, additional $\mathrm{T}_{\mathrm{ACQ}}$ is required.
b. For PA4/PB2-ADC_ETR or PWM triggering, unless a very large series resistor is used, the internal delay time (ADDLY+6) $\times T_{A D}$ is usually longer than $T_{A C Q}$, so no additional delay $T_{A C D}$ is required .
4. After waiting the delay required, set GO/DONE by instruction, or wait for a hardware trigger event to automatically set GO/DONE to start the A/D conversion. After GO/DONE is set, it need to wait for one Sysclk cycle to read back the GO/DONE flag.
5. Wait for the conversion to complete by:
a. waiting for one sysclk cycle and querying the GO/DONE bit;
b. waiting for ADC interrupt (when interrupt is enabled).
6. Read ADC conversion result.
7. If necessary, clear the ADCIF.

Note:

1. Although GO/DONE and ADON are in the same register (ADCONO), they should not be set at the same time.
2. The configuration cannot be changed during conversion or while waiting for an external trigger. Changes are recommended when $\operatorname{ADON}=0$.

The following is an example of the ADC program (the input sampling channel is PB7, and the ADC clock is LIRC):

BANKSEL PCKEN
BSR PCKEN,0 ; ADC module clock
BANKSEL TRISB
BSR TRISB, 7
; Set PB7 to input
BANKSEL ANSELA
BSR ANSELA, 0 ; Set PB7 to analog
BANKSEL ADCON1
LDWI B'11110101' ; Right justify, ADC LIRC clock
STR ADCON1 ; Vreft: VDD, Vref-: GND
BANKSEL ADCONO
LDWI B'00000000'
; Select channel ANO
STR ADCONO
BSR ADCONO,ADCAL
BTSC ADCONO,ADCAL
; Start ADC Self-Calibration

LJUMP \$-1
BSR ADCONO,ADON
CALL StableTime
; Self-Calibration done
; No, test again
; Turn ADC On
; ADC stable time

| BSR ADCONO,GO | ; Start conversion |
| :--- | :--- |
| NOP | ; GO/DONE ReadBack WaitTime |
| BTSC ADCONO,GO | ; Conversion done |
| LJUMP \$-1 | ; No, test again |
| BANKSEL ADRESH | ; Read upper 4 bits |
| LDR ADRESH,W | ; store in SRAM space |
| STR RESULTHI | ;Read LSB |
| BANKSEL ADRESL | ; Store in SRAM space |
| LDR ADRESL,W |  |

## 12. SPI INTERFACE

The SPI interface can communicate with external devices through SPI protocol, with the following characteristics:

- Full duplex, half duplex synchronous transmission
- Master mode, slave mode
- Programmable communication rate in master mode
- Programmable clock polarity and phase
- Programmable data transmission format: send LSB or MSB first
- NSS pins can be managed by hardware or software in both master and slave modes: dynamic switching of master/slave modes
- Hardware CRC check
- Support SPI interface MOSI/MISO open-drain output
- Transmit BUF is empty interrupt, receive BUF is not empty interrupt
- Working mode error interrupt, receive overflow interrupt, hardware CRC check error interrupt
- Slave mode wake-up interrupt.


Figure 12-1 SPI Block Diagram

SPI interface has 4 pins:

| Name | Function | Master mode | Slave mode |
| :---: | :---: | :---: | :---: |
| MOSI | Master output /Slave input | Data transmission | Data reception |
| MISO | Master input /Slave output | Data reception | Data transmission |
| SCK | Serial clock | Clock output | Clock input |
| NSS | Slave chip selection | - | Input, active at low |

Table 12-1 Description of SPI interface
Note:

1. $\mathrm{MOSI} / \mathrm{MISO} / \mathrm{SCK} / \mathrm{NSS}$ in this section correspond to SPI_MOSI / SPI_MISO / SPI_SCK / SPI_NSS in the pin diagram respectively.
2. Configuration of chip selecting NSS pin in slave mode:

- $\quad$ The NSS pin can be configured as input, output or disabled (see "NSSM").
- When NSS is used as input, its input value NSSVAL is the port level value (hardware) or SSI value (software, see "SSM").
- In slave mode, when NSS is configured as input with low level, it means that the slave is selected and can start to receive or transmit data.
- In master mode, when NSS is configured as input with low level, it will cause a working mode error (MODF is set), and the SPI module will automatically switch to slave mode at this time, which can be used for compatible multi-master communication.

The SPI interface supports full-duplex (four-wire/three-wire) and half-duplex (two-wire) synchronous data transmission. SPI communication is always initiated by the master.

In full-duplex mode, data output and input are synchronized under the same clock signal (serial clock output from the master). In half-duplex mode, the data pin of master mode is MOSI, and the data pin of slave mode is MISO.


Notes.
(1) Hardware or software management.
(2) GPIO.

Figure 12-2 Connection Diagram of SPI Interface Pin
12.1. Summary of SPI Related Register

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| DATA | Data transmit/receive BUF (TXBUF/RXBUF) <br> Writing: write new data into TXBUF Reading: return unread data in RXBUF | SPIDATA[7:0] | 0x15 | RW-0000 0000 |
| SPIF ${ }^{1}$ | Data transmission Completion Flag $\begin{aligned} & 1=\text { Completed (latched) } \\ & 0=\underline{\text { Not completed, or cleared }} \end{aligned}$ | SPICTRL[7] |  | RW0-0 |
| WCOL ${ }^{1}$ | BUF write failed Flag (write in a not empty state) $\begin{aligned} & 1=\text { Fail (latched) } \\ & 0=\underline{\text { normal }} \end{aligned}$ | SPICTRL[6] | 0x16 | RW0-0 |
| NSSM | NSS pin mode selection $\begin{aligned} & 00=\text { Disable } \\ & 01=\frac{\text { Input }(\text { The input value } \text { NSSVAL is related }}{} \\ & \quad \text { to SSM, PORT level and SSI) } \\ & 1 x=\text { Output (output value }=\text { NSSM[0] }) \end{aligned}$ | SPICTRL[3:2] |  | RW-01 |

[^31]| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| SPIEN | SPI interface <br> 1 = Enable $0=$ Disable | SPICTRL[0] |  | RW-0 |
| BUSY | SPI Status Bit | SPICFG[7] | $0 \times 17$ | RO-0 |
| SBUSY | 1 = Busy $0=\underline{\text { Idle }}$ | SPISTAT[4] | 0x1E | RO-0 |
| MSTEN | Operation mode <br> 1 = Master mode (MASTER) <br> 0 = Slave mode (SLAVE) | SPICFG[6] | 0x17 | RW-0 |
| CPHA | SCK phase selection (data sampling point) <br> 1 = 2nd clock transition edge <br> $0=1$ st clock transition edge | SPICFG[5] |  | RW-0 |
| CPOL | SCK polarity selection (SCK clock state when SPI is idle) <br> 1 = High level <br> 0 = Low level | SPICFG[4] |  | RW-0 |
| SLAS | Slave selected Flag $\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\underline{\mathrm{No}} \end{aligned}$ | SPICFG[3] |  | RO-0 |
| NSSVAL | NSS input value <br> When SSM=0, NSSVAL= NSS port level value <br> When SSM=1, NSSVAL=SSI | SPICFG[2] |  | RO-1 |
| SRMT | Internal Serial Shift Register Status $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | SPICFG[1] |  | RO-1 |
| SPICKEN | $\begin{aligned} & \text { SPI Clock Module } \\ & 1=\text { Enable } \\ & 0=\text { Disable } \\ & \hline \end{aligned}$ | PCKEN[4] | 0x9A | RW-0 |
| SYSON | In SLEEP mode, the Sysclk controls <br> 1 = Keep active <br> $0=\underline{\text { Disable }}$ | CKOCON[7] | 0x95 | RW-0 |
| SCR | SCK rate setting (only valid in master mode) <br> rate $=$ Fmaster/(2*(SCR+1)) <br> (SPI peripheral clock Fmaster = Sysclk) | SPISCR[7:0] | 0x18 | RW-0000 0000 |
| BDM | $\begin{aligned} & \frac{\text { Half duplex }}{1=\text { Enable }} \\ & 0=\text { Disable } \end{aligned}$ | SPICTRL2[7] | 0x1D | RW-0 |
| BDOE | Half-duplex working mode $\begin{aligned} & 1=\text { Transmit } \\ & 0=\text { Receive } \end{aligned}$ | SPICTRL2[6] |  | RW-0 |


| Name | Status | Register | Addr. | Reset |
| :--- | :--- | :--- | :--- | :--- |
| RXONLY | Full duplex working mode <br> $1=$ Receive only <br> $0=$ Allow transmitting and receiving | SPICTRL2[5] |  |  |

Table 12-2 SPI Related User Registers

| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt | 1 = Enable (PEIE, TXE, RXNE, RXERR, WAKUP apply) <br> $0=$ Global Shutdown <br> (Wake-Up not affected) | INTCON[7] | Bank <br> first <br> address+0x0B | RW-0 |
| PEIE | Peripheral Interrupt Enable | 1 = Enable <br> (TXE, RXNE, RXERR, <br> WAKUP apply) <br> 0 = 关闭 (no Wake-Up) | INTCON[6] |  | RW-0 |
| TXE | Transmit BUF empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | SPIIER[0] | 0x1C | RW-0 |
| TXBMT | Transmit BUF Status bit | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | SPICTRL[1] | $0 \times 16$ | RO-1 |
| STXBMT |  |  | SPISTAT[2] | 0x1E | RO-1 |
| RXNE | Receive BUF not empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | SPIIER[1] | 0x1C | RW-0 |
| RXBMT | Receive BUF Status | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | SPICFG[0] | $0 \times 17$ | RO-1 |
| SRXBMT |  |  | SPISTAT[3] | 0x1E | RO-1 |
| RXERR | Receive error interrupt (working mode error, receive overflow, CRC check error) | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | SPIIER[2] | 0x1C | RW-0 |
| MODF ${ }^{2}$ | Working mode error flag | 1 = Error (latched) <br> (In the master mode, the NSS Pin is enabled and the input is low, resulting in a mode error) $0=\underline{\text { Normal }}$ | SPICTRL[5] | 0x16 | RW0-0 |
| SMODF |  |  | SPISTAT[6] | 0x1E | RO-0 |
| RXOVRN ${ }^{2}$ | Receive overflow flag | $\begin{aligned} & 1=\text { Overflow (latch) } \\ & 0=\text { Normal } \end{aligned}$ | SPICTRL[4] | $0 \times 16$ | RW0-0 |
| SRXOVRN |  |  | SPISTAT[5] | 0x1E | RO-0 |
| CRCERR ${ }^{2}$ | CRC check error flag bit | $\begin{aligned} & 1=\text { Error (latched) } \\ & 0=\text { Correct, or cleared } \end{aligned}$ | SPISTAT[0] | 0x1E | RW0-0 |
| WAKUP | Slave wake-up interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | SPIIER[3] | 0x1C | RW-0 |
| WKF ${ }^{2}$ | Slave Wake-Up (data received) flag | $\begin{aligned} & 1=\text { Wake up (latched) } \\ & 0=\text { No Wake-up, or cleared } \end{aligned}$ | SPISTAT[1] | 0x1E | RW0-0 |

Table 12-3 SPI Interrupt Enable and Status Bits

[^32]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AFPO[5] | SPI NSS | $\begin{aligned} & \hline 1=\mathrm{PDO} 0 \\ & 0=\underline{\mathrm{PB} 5} \end{aligned}$ | AFP0[5] | 0x19E | RW-0 |
| AFP2[4] | SPI SCK | $\begin{aligned} & 1=\mathrm{PD} 3 \\ & 0=\underline{P B O} \end{aligned}$ | AFP2[4] |  | RW-0 |
| AFP2[3] | SPI MOSI | $\begin{aligned} & 1=\mathrm{PB} 7 \\ & 0=\underline{P A O} \end{aligned}$ | AFP2[3] | 0x11D | RW-0 |
| AFP2[2] | SPI MISO | $\begin{aligned} & 1=P C 1 \\ & 0=P A 1 \end{aligned}$ | AFP2[2] |  | RW-0 |
| SPIOD | $\begin{aligned} & \hline \text { SPI MISO, S } \\ & \hline 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | Open-Drain output | ODCONo[2] | 0x21F | RW-0 |

Table 12-4 SPI Interface Control

| Name | Function | default |
| :---: | :---: | :---: |
| I2CRMAP | Multiplexed Pin Locations <br> - $[$ I2C_SDA $]=$ PAO, $\quad\left[I 2 C \_S C L\right]=$ PA1 <br> [SPI_MOSI] = PB3, [SPI_MISO] = PB2 <br> ( $\geq$ Ver I chips optional) <br> - [I2C_SDA] = PB3, [I2C_SCL] = PB2 <br> [SPI_MOSI] = PAO, [SPI_MISO] = PA1 <br> (<I Ver I chips default, cannot be changed) | $\begin{aligned} & {[\text { I2C_SDA }=\text { PAO, }} \\ & {[\text { [2C_SCL] }=\text { PA1, }} \\ & \text { [SPI_MOSI] }=\text { PB3, } \\ & \text { [SPI_MISO] }=\text { PB2 } \end{aligned}$ |

Table 12-5 SPI Interface BOOT Registers

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | 0x9A | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| SPIDATA | $0 \times 15$ | DATA[7:0] |  |  |  |  |  |  |  | 00000000 |
| SPICTRL | $0 \times 16$ | SPIF | WCOL | MODF | RXOVRN | NSSM |  | TXBMT | SPIEN | 00000110 |
| SPICFG | $0 \times 17$ | BUSY | MSTEN | CPHA | CPOL | SLAS | NSSVAL | SRMT | RXBMT | 00000000 |
| SPISCR | $0 \times 18$ | SCR[7:0] |  |  |  |  |  |  |  | 00000000 |
| SPICRCPOL | $0 \times 19$ | CRCPOL[7:0] |  |  |  |  |  |  |  | 00000111 |
| SPIRXCRC | 0x1A | RXCRC[7:0] |  |  |  |  |  |  |  | 00000000 |
| SPITXCRC | 0x1B | TXCRC[7:0] |  |  |  |  |  |  |  | 00000000 |
| SPIIER | 0x1C | - |  |  |  | WAKUP | RXERR | RXNE | TXE | ---- 0000 |
| SPICTRL2 | 0x1D | BDM | BDOE | RXONLY | SSI | SSM | CRCNXT | CRCEN | LSBFIRST | 00000000 |
| SPISTAT | 0x1E | - | SMODF | SRXOVRN | SBUSY | SRXBMT | STXBMT | WKF | CRCERR | -000 1100 |

Table 12-6 SPI Related Register Addresses

### 12.2. SPI Configuration

The SPI configuration process for master and slave is basically the same:

1. Set SPICKEN $=1$ to enable the SPI module clock;
2. Select master or slave mode (see "MSTEN");
3. Configure the NSS pin (see "NSSM", "SSM", "SSI" and "NSSVAL");
4. Configure the SCK communication rate in master mode $=$ Fmaster/(2*(SCR +1$)$ ), and the rate in slave mode is up to Fmaster/4;
5. Set the phase and polarity of SCK (see "CPOL" and "CPHA");
6. Select the data transmission format (see "LSBFIRST");
7. Set full duplex (see "RXONLY") or half-duplex operation (see "BDM" and "BDOE");
8. If necessary, the hardware CRC check module can be enabled (see "CRCPOL" and "CRCEN");
9. Set SPIEN = 1 to enable the SPI module;
10. If necessary, the corresponding interrupt can be enabled (see "GIE", "PEIE", "RXERR", "RXNE", "TXE" and "WAKUP");

Note:

- $\quad$ SPI peripheral clock Fmaster = Sysclk;
- When the SPI module is enabled, the pin MOSI/MISO/SCK/NSS interface function is automatically enabled;
- Before the master sends the SCK clock, the SPI slave needs to be enabled first;
- When the master is acting as a transmitter, the master automatically initiates a transmission when SPI is enabled and TXBUF is not empty.
- When the master is in receive-only mode (RXONLY=1 or $\mathrm{BDM}=1$ \& $\mathrm{BDOE}=0$ ), after the SPI is enabled, the master automatically initiates transmission and keeps transmitting SCK;
- Before the master initiates the transmission, the data register of the slave must be written in advance with the data to be sent (in continuous communication, it is necessary to continue writing data to the data register of the slave before the end of the ongoing transmission);
- When SPIEN changes from 0 to 1, SPIF / MODF / RXOVRN / CRCERR / WKF is automatically cleared, and TXBMT / RXBMT is automatically set;


### 12.2.1. Communication Clock SCK

The polarity and phase of the clock SCK can be configured for 4 cases as shown in Figure 12-3 (see" CPOL", " CPHA").


Figure 12-3 SCK Clock Polarity and Phase Timing Diagram

### 12.2.2. Data Processing

The data communication process is divided into blocking mode and non-blocking mode.

|  | Blocking mode | Non-blocking mode |
| :---: | :---: | :---: |
| Transmit data | After writing data to DATA (TXBUF), query TXBMT and write the next data when it is set to 1 | When TXE $=1$, TXBMT is set to 1 to enter the interrupt after writing data to DATA (TXBUF) |
|  | Query RXBMT, the value of DATA (RXBUF) can be read when it is 0 | When RXNE $=1$, the interrupt is entered after RXBMT is reset to 0 |
| Receive data | Query RXOVRN and CRCERR. When RXOVRN or CRCERR is set to 1 , software needs to clear the corresponding error flag. | When RXERR $=1$, enter the interrupt after RXOVRN or CRCERR is set to 1 (requires software to clear the corresponding error flag) |
| Remark | - | After entering the interrupt, query the corresponding status flag and process the transmitting and receiving process, and exit the interrupt after the process is completed |

Table 12-7 SPI Data Processing


Figure 12-4 Data processing Timing Diagram (take single-byte data transmission as an example)
Taking the full-duplex communication process as an example, regardless of blocking mode or non-blocking mode, the relevant flag changes in the communication process are shown in Figure 12-4:

1. After writing data to the DATA (TXBUF) register, TXBMT changes from 1 to 0 ;
2. The data in TXBUF is transmitted to the internal shift register, SRMT changes from 1 to 0 , and SBUSY is set to 1 ;
3. After the data in the shift register is completely shifted out, SRMT changes from 0 to 1 , and SBUSY is cleared;
4. After the current byte data transmission is completed, SPIF changes from 0 to 1 , and RXBMT changes from 1 to 0 at the same time, and the value in the DATA (RXBUF) register can be read at this time;

Note: In full-duplex or half-duplex mode, the SPI module can only be turned off after all data (TXBMT=1 / RXBMT $=0$ ) are sent/received and SPI is in idle state (SBUSY=0).

### 12.2.3. Hardware CRC Check

The CRC check module is used to enhance the reliability of data transmission.


Figure 12-5 Operating Timing Diagram of CRC module

Configure CRCEN $=1$ to enable the hardware CRC check module:

- Transmitter:

1. Each time the value normally written to TXBUF is sent to the CRC module, together with the polynomial CRCPOL to generate the value of TXCRC ;
2. When all normal data is transmitted, configure CRCNXT = 1, and the last CRC check code value will be automatically sent in the next transmission, that is, the TXCRC value will be automatically written to TXBUF (the value written to TXBUF this time will not be changed again is sent to the CRC module for calculation), the value of CRCNXT is automatically cleared;

- Receiver:

1. Each time the value normally written to RXBUF is sent to the CRC module, together with the polynomial CRCPOL to generate the value of RXCRC ;
2. When all normal data is received, the CRC check code value will be automatically received next time (The data received this time will not be written to RXBUF again) and compare it with the RXCRC value, if it does not match, CRCERR will be set ;

Note: When CRCEN changes from 0 to 1, the CRC module will be initialized (TXCRC and RXCRC are cleared), but the value of calculating the CRC polynomial CRCPOL (default $0 \times 07$ ) is not affected.

CRC check code value transmission is also divided into blocking mode and non-blocking mode:

|  | Blocking mode | Non-blocking mode |
| :---: | :---: | :---: |
| Send CRC check <br> code | When the last data transmission is complete: <br> 1. Query TXBMT, and set CRCNXT when it is set to 1 ; <br> 2. Query CRCNXT, clear SPIF when it is 0 ; <br> 3. Query SPIF, when it is set to 1 , it means that the CRC check code is sent; | When TXE $=1$, TXBMT is set to 1 and then enters the interrupt. When the last data transmission is completed, software set CRCNXT; |
| Receive CRC check code | Query CRCERR, when it is 1 , it means that the CRC check code does not match, and software needs to clear the corresponding flag bit. | When RXERR $=1$, CRCERR is set to 1 and then enters the interrupt (requires software to clear the corresponding flag bit) |

Table 12-8 CRC Check-code Processing Flow


Figure 12-6 CRC module flag Timing Diagram

### 12.2.4. Wake-up from SLEEP in slave mode

In SLEEP mode, if SPICKEN, SYSON, WAKEUP, and PEIE are enabled at the same time, the slave can Wake-Up the MCU when it receives the first bit of data .


Figure 12-7 Wake-up from SLEEP Timing Diagram

## 13. I2C INTERFACE

I2C is a two-wire interface (Serial Data SDA and Serial Clock Line SCL), which can communicate with external devices through the I2C protocol. The characteristics are as follows:

- Master mode, slave mode
- Multi-master compatible
- Standard Mode (100kHz), Fast Mode (400kHz)
- 7-bit or 10-bit address format, general call (General Call)
- Data is sent/received from high bits
- Optional Clock stretching
- support the output of I2C interface SCL/SDA open-drain
- support reset by software
- Event interrupt:
$\checkmark$ TX-FIFO status is empty interrupt, RX-FIFO status is not empty interrupt
$\checkmark$ In master mode: send Start interrupt, address transmission completed interrupt, send MSB(2 bits) of10-bit address interrupt
$\checkmark$ In slave mode: receive address match interrupt, recognize General call interrupt, detect Stop interrupt
- Error interrupt:
$\checkmark$ Misplaced Start/Stop interrupt detected
$\checkmark \quad$ Master Arbitration Fail Interrupt
$\checkmark$ NACK interrupt
$\checkmark \quad$ Generate Overrun interrupt


Figure 13-1 I2C Block Diagram
13.1. Summary of I2C interface related registers

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| MST10B ${ }^{1}$ | Master send address format $1=10 \text { bits } \quad 0=7 \text { bits }$ | I2CCR1[4] | 0x40C | RW - 0 |
| SLV10B ${ }^{1}$ | Slave response address format <br> $1=10$ bits <br> $0=7$ bits | I2CCR1[3] |  | RW - 0 |
| SPEED ${ }^{1}$ | $\begin{aligned} & \text { I2C communication speed } \\ & 1=\text { Fast mode }(400 \mathrm{kHz}) \\ & 0=\underline{\text { Standard Mode }(100 \mathrm{kHz})} \end{aligned}$ | I2CCR1[1] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| MASTER ${ }^{1}$ | Operation mode <br> 1 = Master mode <br> $0=$ Slave mode | I2CCR1 [0] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| SOFTRST | $\begin{aligned} & \text { Software reset (writable when ACTIVE }=1 \text { ) } \\ & 1=\text { Reset the I2C block } \\ & 0=\text { Meaningless } \end{aligned}$ | I2CCR2[6] | 0x40D | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |

[^33]| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| AGCALL ${ }^{1}$ | General Call enabled <br> Master mode: <br> 1 = Send General call address ( $0 \times 00$ ) <br> 0 = Send normal slave address <br> Slave Mode: <br> 1 = Response General call <br> $0=$ Do not response General calls | I2CCR2[5] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| SNACK ${ }^{1}$ | Receive reply <br> 1 = Send NACK <br> 0 = Send ACK (address match or data received) | I2CCR2[4] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| RXHLD ${ }^{1}$ | Stretch SCL when RX-FIFO is full $\begin{aligned} & 1=\text { Enable } \\ & 0=\underline{\text { Disable }} \text { (newly received data will be lost) } \end{aligned}$ | I2CCR2[1] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| EVSTRE | After SBF/ADDF/ADD10F is set, stretch SCL $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | I2CCR3[2] | $\times 40 \mathrm{E}$ | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| ENABLE | $\begin{aligned} & \text { 12C interface } \\ & 1=\text { Enable } \\ & 0=\text { Disable } \\ & \hline \end{aligned}$ | I2CCR3[0] |  | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| ADD[7:0] ${ }^{2}$ | Slave Address Low Significant Bit (LSB) <br> 7-bit address: ADD[6:0] is valid, ADD[7] is ignored; <br> 10-bit address: ADD[7:0] = LSB; <br> Note: In master mode, it is the target slave address, and in slave mode, it is the local address; | I2COARL[7:0] | 0x40F | $\begin{aligned} & \text { RW - } \\ & 0000 \\ & 0000 \end{aligned}$ |
| ADD[9:8] ${ }^{2}$ | Slave Address Most Significant Bit (MSB) <br> 7-bit address: ADD[9:8] ignored; <br> 10-bit address: ADD[9:8] = MSB(2 bits); <br> Note: In master mode, it is the target slave address, and in slave mode, it is the local address; | I2COARH[1:0] | 0x410 | $\begin{aligned} & \text { RW - } \\ & 00 \end{aligned}$ |
| I2CEN | I2C Module Clock $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | PCKEN[6] | 0x09A | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |
| SYSON | In sleep mode, the system clock controls $\begin{aligned} & 1=\text { Keep active } \\ & 0=\underline{\text { Disable }} \end{aligned}$ | CKOCON[7] | 0x095 | $\begin{aligned} & \text { RW - } \\ & 0 \end{aligned}$ |

[^34]| Name | Status |  |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQ[5:0] ${ }^{2}$ | I2C peripheral clock frequency Fmaster $\begin{aligned} & 000000=\underline{\text { Disable }} \\ & 000001=1 \mathrm{MHz} \\ & 000010=2 \mathrm{MHz} \end{aligned}$ $011000=24 \mathrm{MHz}$ $>011000 \text { = Disable }$ <br> Note: Fmaster must be the same as SysClk; |  |  |  | I2CFRWQ[5:0] | 0x411 | $\begin{aligned} & \text { RW - } \\ & 0000 \\ & 00 \end{aligned}$ |
| DUTY ${ }^{2}$ | $\begin{aligned} & \hline \text { In fast mode, SCL duty cycle } \\ & \text { 1: SCLL } / \mathrm{SCLH}=16 / 9 \\ & 0: \underline{\text { SCLL } / \mathrm{SCLH}=2 / 1} \end{aligned}$ <br> Note: In standard mode, SCLL / SCLH = 1/1; |  |  |  | I2CCCRH[6] | 0x415 | RW - 0 |
| CCR[7:0] ${ }^{2}$ | In master mode, the LSB of the SCL clock cycle |  |  |  | I2CCCRL[7:0] | 0x414 | $\begin{aligned} & \hline \text { RW - } \\ & 0000 \\ & 0000 \end{aligned}$ |
| CCR[11:8] ${ }^{2}$ | In master mode, the MSB (4 bits) of the SCL clock cycle SCL clock cycle Equation: |  |  |  | I2CCCRH[3:0] | 0x415 | $\begin{aligned} & \text { RW - } \\ & 0000 \end{aligned}$ |
|  | Mode | Cycle | SCLL | SCLH |  |  |  |
|  | Standard mode | 2*CCR*Fmaster | CCR*Fmaster | CCR*Fmaster |  |  |  |
|  | Fast mode (DUTY=0) | 3*CCR*Fmaster | 2*CCR*Fmaster | CCR*Fmaster |  |  |  |
|  | Fast mode (DUTY=1) | 25*CCR*Fmaster | $16^{*}$ CCR*Fmaster | 9*CCR*Fmaster |  |  |  |
| DR[7:0] | Data register <br> Writing: write new data into the TX-FIFO <br> Reading: return unread data in RX-FIFO <br> Note: <br> 1. The depth of both TX-FIFO and RX-FIFO is 1 ; <br> 2. When writing data, it need to write DR first, and then write I2CCMD; |  |  |  | I2CDR[7:0] | 0x412 | $\begin{aligned} & \text { RW - } \\ & 0000 \\ & 0000 \end{aligned}$ |
| RESTART | Send Start, or send Restart after byte transmission$\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\underline{\mathrm{No}} \end{aligned}$ |  |  |  | I2CCMD[2] | 0x413 | WO- 0 |
| STOP | After byte transmission, send Stop$\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\underline{\mathrm{No}} \end{aligned}$ |  |  |  | I2CCMD[1] |  | WO- 0 |

Fremont Micro Devices

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| MSTDIR | Master mode, data transmission direction (read and write bit R/W) $\begin{aligned} & 1=\text { Read } \\ & 0=\text { Send } \end{aligned}$ | I2CCMD[0] |  | $\begin{aligned} & \text { WO - } \\ & 0 \end{aligned}$ |
| GCALL | General call flag received in slave mode <br> 1 = Yes (received and set after ACK) $0=\text { No }$ <br> Note: Hardware auto clear when Start/Stop or ENABLE $=0$ is detected; | I2CSR3[5] |  | RO - 0 |
| RDREQ | Slave mode, data transmission direction flag <br> 1 = Transmit (set when the read/write bit of the slave receive address byte is 1) <br> $0=$ Receive <br> Note: Hardware auto clear when Start/Stop or ENABLE $=0$ is detected; | I2CSR3[2] | 0x419 | RO - 0 |
| ACTIVE | Master/slave status $\begin{aligned} & 1=\text { Busy } \\ & 0=\underline{\text { IDLE }} \end{aligned}$ | I2CSR3[1] |  | $\begin{aligned} & \text { RO - } \\ & 0 \end{aligned}$ |
| RXHOLD | RX-FIFO full hold flag <br> $1=$ full (SCL is pulled low, released after reading DR) <br> $0=$ Not full (SCL is not pulled low) | I2CSR3[0] |  | RO - 0 |

Table 13-1 I2C Related User Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt | $\begin{aligned} & 1 \text { = enable } \\ & \text { (For PEIE, ITBUFEN, ITEVEN, } \\ & \quad \text { ITERREN) } \\ & 0=\underline{\text { global shutdown }} \\ & \text { (Wake-Up is not affected) } \end{aligned}$ | INTCON[7] | $\begin{aligned} & 0 \times N 0 B \\ & 0 \times N 8 B \\ & 0 \times 60 B \end{aligned}$ | RW - 0 |
| PEIE | Peripheral Interrupt Enable | $\begin{aligned} 1= & \text { enable } \\ & (\text { ITBUFEN, ITEVEN, ITERREN } \\ & \text { Be applicable) } \\ 0= & \text { off (no Wake-Up) } \end{aligned}$ | INTCON[6] | $(N=0 \sim 5)$ | RW - 0 |
| ITBUFEN | FIFO status interrupt | $\begin{aligned} & 1=\text { Enable } \\ & \text { (When IICTXE }=1 \text { or IICRXNE = } 1 \\ & \quad \text { generate an interrupt) } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ | I2CITR[2] | 0x416 | RW - 0 |
| IICTXE ${ }^{3}$ | TX-FIFO status | $\begin{aligned} & 1=\text { Empty } \\ & 0=\text { Not empty } \end{aligned}$ | I2CSR1[7] | 0x417 | RO-0 |

[^35]| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IICRXNE ${ }^{3}$ | RX-FIFO status | $\begin{aligned} & 1=\text { Not empty } \\ & 0=\text { Empty } \end{aligned}$ | I2CSR1[6] |  | RO-0 |
| ITEVEN | Event interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ <br> Conditions for generating event interrupt: $\begin{aligned} & \text { SBF = } 1 \text { (master) } \\ & \text { ADD10F = } 1 \text { (master) } \\ & \text { ADDF }=1 \text { (Master/Slave) } \\ & \text { STOPF }=1 \text { (slave) } \end{aligned}$ | I2CITR[1] | $0 \times 416$ | RW - 0 |
| STOPF ${ }^{4}$ | Slave detect Stop flag | $\begin{aligned} & 1=\text { Detected (set after ACK) } \\ & 0=\text { Not detected } \end{aligned}$ | I2CSR1[4] |  | RO-0 |
| ADD10F ${ }^{4}$ | Master send MSB address flag | $\begin{aligned} & 1=\text { Yes (set after ACK) } \\ & 0=\underline{\text { No }} \end{aligned}$ | I2CSR1[3] |  | RO-0 |
| ADDF ${ }^{4}$ | Master Transmit LSB Address/Slave <br> Receive Address Match Flag | Master send address LSB: <br> 1 = Completed (set after ACK) <br> $0=$ Not sent or mismatch <br> Slave receiving address: <br> 1 = General Call matched or recognized <br> $0=$ Mismatch <br> Note: ADDF will not be set after NACK | I2CSR1[1] | $0 \times 417$ | RO-0 |
| SBF ${ }^{4}$ | Master send Start flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No } \end{aligned}$ | I2CSR1[0] |  | RO-0 |
| ITERREN | Error interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable (no Wake-Up) } \end{aligned}$ <br> Error interrupt generation conditions: $\begin{aligned} & \mathrm{OVR}=1 \\ & \mathrm{AF}=1 \\ & \text { ARLO }=1 \\ & \text { BERR }=1 \end{aligned}$ | I2CITR[0] | 0x416 | RW-0 |
| TXARBT ${ }^{5}$ | Transmission abort flag (caused by an error or abnormal cause during the sending process) | $\begin{aligned} & 1=\text { Abort occurred } \\ & 0=\text { No abort occurred } \end{aligned}$ | I2CSR2[4] | 0x418 | RW0-0 |
| OVR ${ }^{5}$ | Overrun Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No } \end{aligned}$ | I2CSR2[3] |  | RW0-0 |

[^36]Fremont Micro Devices

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Conditions for Overrun : <br> TX-over: still write DR when the TX-FIFO is not empty; <br> RX-over: still receive data when the RX-FIFO is not empty; <br> RX-under: read when the RX-FIFO is empty; |  |  |  |
| AF ${ }^{5}$ | ACK status | $\begin{aligned} & 1=\text { NACK } \\ & 0=\underline{A C K} \end{aligned}$ | I2CSR2[2] |  | RW0-0 |
| ARLO ${ }^{5}$ | Master Arbitration Fail Flag | 1 = Failed to generate arbitration <br> $0=$ No arbitration failure | I2CSR2[1] |  | RW0-0 |
| BERR ${ }^{5}$ | Bus error status (Start/Stop detected misalignment) | ```1 = Detected (set when a Start/Stop is detected during the byte transmission phase) 0 = Not detected``` | I2CSR2[0] |  | RW0-0 |

Table 13-2 I2C Interrupt Enable and Status Bits

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| AFPO[0] | $\begin{aligned} & \text { I2C SDA pin } \\ & 1=\mathrm{PB} 6 \\ & 0=\mathrm{PB} 3 \\ & \hline \end{aligned}$ | AFPO[0] | 0x19E | RW-0 |
| AFP1[4] | $\begin{aligned} & \text { I2C SCL pin } \\ & 1=\mathrm{PA} 2 \\ & 0=\mathrm{PB} 2 \\ & \hline \end{aligned}$ | AFP1[4] | 0x19F | RW-0 |
| I2COD | I2C SCL, I2C SDA open-drain output $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \\ & \hline \end{aligned}$ | ODCON0[1] | 0x21F | RW-0 |

Table 13-3 I2C Interface Pin Control

| Name | Function | Defaults |
| :---: | :---: | :---: |
| I2CRMAP | Multiplexed pin locations <br> - $\left[I 2 C \_S D A\right]=P A 0, \quad\left[I 2 C \_S C L\right]=P A 1$ [SPI_MOSI] = PB3, [SPI_MISO] = PB2 ( $\geq$ Verl chip optional) <br> - $[$ I2C_SDA $]=\mathrm{PB} 3, \quad\left[I 2 C \_S C L\right]=$ PB2 [SPI_MOSI] = PAO, [SPI_MISO] = PA1 (< Verl chip default, cannot be changed) | $\begin{aligned} & \text { [I2C_SDA] }=\text { PA0, } \\ & {[\text { [I2C_SCL] }=\text { PA1 },} \\ & {[\text { [SPI_MOSI] }=\text { PB3, }} \\ & {[\text { [SPI_MISO] }=\text { PB2 }} \end{aligned}$ |

Table 13-4 I2C interface BOOT

| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | 0x9A | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| I2CCR1 | 0x40C | - | - | - | MST10B | SLV10B | - | SPEED | MASTER | ---0 0-00 |
| I2CCR2 | 0x40D | - | SOFTRST | AGCALL | SNACK | - | - | RXHLD | - | -000-0- |
| I2CCR3 | 0x40E |  |  | - |  |  | EVSTRE | - | ENABLE | ---- -000 |
| I2COARL | 0x40F | ADD[7:0] |  |  |  |  |  |  |  | 00000000 |
| I2COARH | $0 \times 410$ | - | - | - | - | - | - | ADD[9:8] |  | ------00 |
| I2CFREQ | $0 \times 411$ | - | - | FREQ[5:0] |  |  |  |  |  | --00 0000 |
| I2CDR | $0 \times 412$ | DR[7:0] |  |  |  |  |  |  |  | 00000000 |
| I2CCMD | $0 \times 413$ | - | - | - | - | - | RESTART | STOP | MSTDIR | -----000 |
| I2CCCRL | $0 \times 414$ | CCR[7:0] |  |  |  |  |  |  |  | 00000000 |
| I2CCCRH | $0 \times 415$ | - | DUTY | - | - | CCR[11:8] |  |  |  | -0-0000 |
| I2CITR | $0 \times 416$ | - |  |  |  |  | ITBUFEN | ITEVEN | ITERREN | ---- -000 |
| I2CSR1 | $0 \times 417$ | IICTXE | IICRXNE | - | STOPF | ADD10F | - | ADDF | SBF | 00-0 0-00 |
| I2CSR2 | $0 \times 418$ | - | - | - | TXABRT | OVR | AF | ARLO | BERR | ---0 0000 |
| I2CSR3 | $0 \times 419$ | - | - | GCALL | - | - | RDREQ | ACTIVE | RXHOLD | --0--000 |

Table 13-5 I2C Related Register Address

### 13.2. I2C Configuration

The I2C configuration process for master and slave is basically the same:

1. Set I2CEN $=1$ to enable the I2C module clock;
2. Select master or slave mode (see "MASTER");
3. Set the master-slave clock frequency Fmaster, which must be the same as SysCIk (see "FREQ[5:0]");
4. The communication rate of the master selects standard mode or fast mode (see "SPEED");
5. The master configures the SCL duty cycle and clock cycle (see "DUTY", "CCR[7:0]" and "CCR[11:8]");
6. Master and Slave select 7-bit or 10-bit address format (see "MST10B" and "SLV10B");
7. Set the master's data transmission direction to send or receive (see "MSTDIR"), the slave is controlled by the R/W bit of the received address byte;
8. If necessary, select General call mode (see "AGCALL");
9. Set $\mathrm{ENABLE}=1$ to enable the I2C module;
10. If necessary, the corresponding interrupt can be enabled (see "GIE", "PEIE", "ITBUFEN" , "ITEVEN" and "ITERREN");

Note:

- When ENABLE $=1$, the pin SCL/SDA interface function is automatically enabled, and SCL/SDA corresponds to I2C_SCL/I2C_SDA in the pin diagram respectively;
- In order to generate the correct timing, the input clock Fmaster and clock cycle CCR of the I2C
module must meet the following setting conditions:

|  | Register | Standard mode | Fast mode (DUTY=0) | Fast mode (DUTY=1) |
| :---: | :---: | :---: | :---: | :---: |
| Master and slave | FREQ[5:0] | $\geq 2 \mathrm{MHz}$ | $\geq 8 \mathrm{MHz}$ | $\geq 8 \mathrm{MHz}$ |
| Master | CCR[11:0] | $\geq 9$ | $\geq 9$ | - |

- If the I2C module has been in an active state (ACTIVE=1) due to abnormal reasons, the SOFTRST can be set to reset the sending and receiving modules, which has no effect on the register value ;

In I2C communication, the master generates a clock signal and initiates data transmission, and the master controls the Start and Stop signals. Serial data transmission begins with a Start and ends with a Stop. During the ninth clock cycle after a byte ( 8 bit ) is transmitted, the receiver needs to send back an acknowledge bit (ACK) to the transmitter .

After the slave detects the Start , it can identify its own address (programmable, 7-bit or 10-bit) and General Call address, and has the function of Stop detection.

The four working modes of the I2C module are: master transmitting, master receiving, slave transmitting, and slave receiving.

### 13.2.1. Master Transmitting Mode

When MST10B = 0 (7-bit address format) : The first byte sent by the master includes a 7-bit address and a R/W bit ( 0 ), and then starts to send 8 -bit serial data.

When MST10B = 1 (10 -bit address format) : The first byte sent by the master includes the address header sequence ( 11110 + high-order 2-bit address) and R/W bit ( 0 ), the second byte is the low-order 8 -bit address, and then start to send 8-bit serial data.

7bit Addr. :


## 10bit Addr. :



Note: xx is the MSB of Address
Figure 13-2 Master Transmitting Process

Note:

- $\quad \mathrm{S}=$ Start signal, $\mathrm{A}=\mathrm{ACK}$ signal, $\mathrm{P}=$ Stop signal;
- E1: IICTXE = 1, TX-FIFO is empty (Writing DR and I2CCMD will clear this flag);
- E2: ADD10F = 1 (Reading I2CSR1 will clear this flag);
- E3: ADDF = 1 (Reading I2CSR1 will clear this flag);


### 13.2.2. Master Receiving mode

MST10B = 0 (7 -bit address format) : The first byte sent by the master includes a 7-bit address and a R/W bit (1), and then starts to receive 8 -bit serial data.

MST10B = 1 (10-bit address format) : The first byte sent by the master includes the address header sequence ( 11110 + MSB of 2-bit address) and R/W bit ( 0 ), the second byte is the LSB (8 -bit) of address, and then re-send the Start signal along with the address header sequence and R/W bit (1) to start receiving 8-bit serial data.


Note: $x x$ is the MSB of Address
Figure 13-3 Master receiving process

Note:

- $\quad S=$ Start signal,$A=A C K$ signal,$P=$ Stop signal;
- E1: IICTXE = 1, TX-FIFO is empty (Writing DR and I2CCMD will clear this flag);
- $\quad \mathrm{E} 2: \mathrm{ADD10F}=1$ (Reading I2CSR1 will clear this flag);
- E3: ADDF = 1 (Reading I2CSR1 will clear this flag);
- E4: IICRXNE = 1, RX-FIFO not empty (Reading DR will clear this flag);


### 13.2.3. Slave Transmitting Mode

SLV10B = 0 (7 -bit address format) : The first byte received by the slave includes a 7-bit address and a R/W bit (1), and then starts to send 8 -bit serial data.

SLV10B = 1 (10-bit address format) : The first byte received by the slave includes the address header sequence ( $11110+$ MSB of 2-bit address) and R/W bit (0), the second byte is the LSB of 8 -bit address, and then re-detect the Start signal and receive the address header sequence and R/W bit (1), and starts to send 8 -bit serial data.

7bit Addr. :


10bit Addr. :


Note: xx is the MSB of Address

Figure 13-4 Slave transmitting process

Note:

- $\quad \mathrm{S}=$ Start signal, $\mathrm{A}=\mathrm{ACK}$ signal, $\mathrm{P}=$ Stop signal ;
- $\quad \mathrm{E} 1: \mathrm{ADDF}=1$, pull the SCL line low (Reading I2CSR1 will clear this flag);
- E2: IICTXE = 1, TX-FIFO is empty, pull down the SCL line, read RDREQ to 1 (write DR and I2CCMD will clear this flag)
- E3: $\mathrm{AF}=1$ (write 0 to clear);


### 13.2.4. Slave Receiving Mode

SLV10B = 0 (7-bit address format) : The first byte received by the slave includes the address and the R/W bit (0), and then starts to receive 8 -bit serial data.

SLV10B = 1 (10-bit address format) : The first byte received by the slave includes the address header sequence ( $11110+$ MSB of 2-bit address) and R/W bit (0), the second byte is the LSB of 8 -bit address, and then starts to receive 8 -bit serial data.

7bit Addr. :


10bit Addr. :


Note: xx is the MSB of Address

Figure 13-5 Slave receiving process

Note:

- $\quad \mathrm{S}=$ Start signal, $\mathrm{A}=\mathrm{ACK}$ signal, $\mathrm{P}=$ Stop signal ;
- E1: ADDF = 1 (Reading I2CSR1 will clear this flag);
- E2: IICRXNE = 1, RX-FIFO not empty (Reading DR will clear this flag);
- E3: STOPF = 1 (Reading I2CSR1 will clear this flag);


### 13.2.5. General Call

The master/slave sets AGCALL to enable General Call mode:

- The master sends data to the $0 \times 00$ address, and the communication process is the same as the master transmission;
- The slave responds to the General Call sent by the master and writes data to the $0 \times 00$ address, and the communication process is the same as the receiving process of slave.


## 14. USART INTERFACE

The Universal Synchronous/Asynchronous Transceiver USART can communicate with peripherals in the industry standard NRZ serial data format. Features are as follows:

- Full-duplex, single-wire half-duplex asynchronous mode
- Full Duplex Synchronous Mode
$\checkmark \quad$ Synchronized Clock Output : Programmable Clock Polarity and Phase
- Infrared 1.0 mode
$\checkmark \quad$ 8-bit prescaled baud rate generator
$\checkmark \quad$ Low power mode
- Smart card mode
$\checkmark \quad$ 8-bit prescaled baud rate generator
$\checkmark$ STOP: 1.5 bits
$\checkmark \quad$ Programmable guard time
- LIN master mode
$\checkmark$ Support the transmission and detection of disconnected frames
- Multi-chip communication mode
$\checkmark \quad$ The mute mode can be woken up by address matching or IDLE frame, and it starts to receive data after waking up
- Data transmission length: 7, 8 or 9 bits
- Parity bit
- STOP: 1 or 2 bits
- 16-bit programmable baud rate generator up to $1 \mathrm{Mbit} / \mathrm{s}$
- Data is sent/received from low bits
- Transmitter and receiver can be enabled independently
- Automatic baud rate detection
- Support USART interface TX open-drain output
- Send BUF is empty interrupt, receive BUF is not empty interrupt
- Send completion interrupt
- Idle frame interrupt
- Receive status interrupt: frame break, frame error, parity error, or receive overflow

Note: The default is asynchronous full-duplex mode. When the operating mode is selected, please disable other modes.


Figure 14-1 USART Block Diagram
The USART serial module has 3 pins:
USART_RX: Serial data input.
USART_TX: Serial data output. In single-wire half-duplex mode, the TX pin is used for both data input and data output (need to be configured in open-drain mode).

USART_CK : used as synchronous clock output in synchronous mode, and used as system clock frequency division output in smart card mode.

Note:

- When the transmitter is enabled, but not transmitting data, the TX pin is high.
- When the transmitter is enabled and data is being transmitted, the TX pin is low during the START and high during the STOP.


### 14.1. Summary of USART Interface Related Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :--- | :--- | :---: | :---: | :---: |
| UARTEN | $\underline{\text { USART module clock }}$ | $1=$ Enable <br> $0=$ Disable | PCKEN[6] | $0 \times 9 A$ | RW-0 |
| SYSON | In SLEEP mode, the system <br> clock controls | $1=$ Keep active <br> $0=\underline{\text { Disable }}$ | CKOCON[7] | $0 \times 95$ | RW-0 |
| DATAL | Data transmission/reception BUF LSB (inappropriate bit <br> manipulation $)$ | URDATAL[7:0] | $0 \times 48 C$ | RW-0000 <br> 0000 |  |


| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| DATAH | Send/receive MSB of 1 bit BUF(when EXTEN=1) <br> Note: DATAL needs to be written first, then DATAH; | URDATAH[0] | 0x48D | RW-0 |
| BKREQ | Send break frame <br> 1 = Enable, or in progress <br> $0=$ Disable, or transmission completed <br> Note: <br> 1. Please set the length of the disconnected frame before sending the disconnected frame; <br> 2. This bit auto clear after the transmission is completed, and it is forbidden to write 0 to it during the transmission process; | URLCR[6] | 0x48F | RW-0 |
| EVEN | Odd/even parity $1=$ Even parity <br>  $0=$ Odd parity | URLCR[4] |  | RW-0 |
| PEN | Parity Enable | URLCR[3] |  | RW-0 |
| URSTOP | STOP length <br> $1=1.5$ bit (smart card mode) or 2 bits $0=1 \text { bit }$ | URLCR[2] |  | RW-0 |
| LTH | Communication data length control (excluding parity bit) $\begin{aligned} & 1=8 \mathrm{bits} \\ & 0=7 \text { bits } \end{aligned}$ | URLCR[0] |  | RW-0 |
| RWU | In multiprocessor mode, enter mute mode $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable, or exit } \end{aligned}$ | URLCREXT[1] | 0x490 | RW-0 |
| EXTEN | Communication data length total controls (excluding parity bits) <br> $1=9$ bits <br> $0=\underline{\text { bits or } 8 \text { bits (depending on LTH) }}$ | URLCREXT[0] |  | RW-0 |
| SIRLP | Infrared low power mode | URMCR[5] | 0x491 | RW-0 |
| TXEN | Serial transmitter <br> 1 = Enable (pin TX function is automatically enabled) <br> $0=$ Disable | URMCR[4] |  | RW-0 |
| RXEN | $\begin{aligned} & \text { Serial receiver } \\ & 1=\text { Enable (pin RX function is automatically enabled) } \\ & 0=\text { Disable } \end{aligned}$ | URMCR[3] |  | RW-0 |


| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WAKE | Mute mode wake-up method | $\begin{aligned} & 1=\text { Address matches } \\ & 0=\text { IDLE frame } \end{aligned}$ | URMCR[2] |  | RW-0 |
| HDSEL | Half duplex | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URMCR[1] |  | RW-0 |
| SIREN | Infrared mode | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URMCR[0] |  | RW-0 |
| RAR | Local address in multiprocessor mode[3:0] |  | URRAR[3:0] | 0x493 | RW-0000 |
| DLL | Baud rate divider counter LSB and MSB baud rate $=$ Fmaster $/\left(16^{*}\{D L H, D L L\}\right)$ <br> Note: Fmaster = Sysclk ; the minimum value of $\{\mathrm{DLH}$, DLL\} is $0 \times 0001$, when it is $0 \times 0000$, USART does not work; |  | URDLL[7:0] | 0x494 | $\begin{aligned} & \hline \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| DLH |  |  | URDLH[7:0] | 0x495 | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| ABRE | Baud rate detect overflow Flag | $\begin{aligned} & 1=\text { Overflow } \\ & 0=\text { Normal } \end{aligned}$ | URABCR[3] | 0x496 | RW-0 |
| ABRM | Baud rate detection mode <br> 1 = Detection length is [(START + 1st bit data) / 2] <br> (The 1st bit of the data must be 1, the 2nd bit must be 0 ) <br> $0=$ Only the START length is detected (the 1st bit data must be 1) |  | URABCR[2] |  | RW-0 |
| ABRF | Baud rate flag detected $\begin{aligned} & 1=\text { Detected } \\ & 0=\underline{\text { Not detected }} \end{aligned}$ <br> Note: Write 0 to clear, after the bit is cleared, it will enter the baud rate detection again immediately. In order to ensure the bit detected is the START, it is recommended to clear this bit after RXNEF is set; |  | URABCR[1] |  | RW-0 |
| ABREN | Automatic baud rate detection | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URABCR[0] |  | RW-0 |
| LBCL | In synchronous mode, the clock output corresponding to the last 1bit data (MSB) is sent$\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ |  | URSYNCR[3] | 0×497 | RW-0 |
| URCPHA | Synchronous mode clock phase (data sampling point)$\begin{aligned} & 1=2 \text { nd clock transition edge } \\ & 0=\underline{1 \text { st clock transition edge }} \end{aligned}$ |  | URSYNCR[2] |  | RW-0 |


| Name | Status |  |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| URCPOL | Synchronous mode clock polarity (state of SCK when the bus is idle) <br> 1 = High level <br> $0=$ Low level |  |  |  | URSYNCR[1] |  | RW-0 |
| SYNEN | Synchronous mode <br> 1 = Enable (pin CK automatically outputs a synchronous clock) $0=\text { Disable }$ |  |  |  | URSYNCR[0] |  | RW-0 |
| LINEN | LIN Master mode |  |  | $\begin{aligned} & \hline 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URLINCR[4] |  | RW-0 |
| BLTH | Break frame length (bit) <br> Note: BLTH>0 is valid, it is recommended to set it to 12bit or 13bit, if it is too short, the received frame will be misjudged as a normal frame; |  |  |  | URLINCR[3:0] | 0x498 | RW-0000 |
| NACK | Smart card mode, reply NACK when parity error is detected$\begin{aligned} & 1=\text { Send NACK } \\ & 0=\text { Do not send NACK } \end{aligned}$ |  |  |  | URSDCRO[6] | 0x499 | RW-0 |
| CKOE | Smart Card Clock Source <br> 1 = Enable (need to configure the PSC register to an active value) $0=\underline{\text { Disable }}$ |  |  |  | URSDCRO[5] |  | RW-0 |
| SDEN |  $1=$ Enable (STOP must be <br> Smart Card Mode 1.5 bit) <br> $0=\underline{\text { Disable }}$  |  |  |  | URSDCRO[4] |  | RW-0 |
| GT | Smartcard mode, quard time (baud clock interval between two characters) <br> Note: The minimum value is 1 ( 0 is invalid), after the protection time expires, the transmission completion flag TCF is set; |  |  |  | URSDCR1[7:0] | 0x49A | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
| PSC | Divide the system clock to provide a clock for smart card or infrared low power consumption |  |  |  | URSDCR2[7:0] | 0x49B | $\begin{aligned} & \text { RW-0000 } \\ & 0000 \end{aligned}$ |
|  |  | Smart Ca Sou | $\overline{\text { Clock }}$ | Infrared Low Power Clock Source |  |  |  |
|  | 0 | inac |  | inactive |  |  |  |
|  | 1 | divide |  | divide by 1 |  |  |  |
|  | 2 | divide |  | divide by 2 |  |  |  |

Fremont Micro Devices

| Name | Status |  |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3 | divide by 4 | divide by 3 |  |  |  |
|  | $\ldots$ | $\ldots$ | $\ldots$ |  |  |  |
|  | 255 | 256 frequency division | 255 frequency division |  |  |  |

Table 14-1 USART related User Registers

| Name | Status |  | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AFP0[7] | USART CK | $\begin{aligned} & 1=\mathrm{PD} 1 \\ & 0=\underline{\mathrm{PA} 5} \end{aligned}$ | AFP0[7] | 0x19E | RW-0 |
| AFP2[1] | USART RX | $\begin{aligned} & 1=\mathrm{PA} 2 \\ & 0=\underline{\mathrm{PA} 7} \end{aligned}$ | AFP2[1] |  | RW-0 |
| AFP2[0] | USART TX | $\begin{aligned} & 1=\mathrm{PB} 6 \\ & 0=\underline{\mathrm{PA} 6} \end{aligned}$ | AFP2[0] |  | RW-0 |
| UROD | USART TX Open-Drain Output | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | ODCONO[0] | 0x21F | RW-0 |

Table 14-2 USART Interface Pin Control

| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GIE | Global Interrupt | $1 \text { = Enable }$ <br> (PEIE, URTE, URRXNE, TCEN, <br> IDELE, RXSE apply) $0=\underline{\text { Global Shutdown }}$ <br> (Wake-Up is not affected) | INTCON[7] | Bank <br> first <br> address $+0 \times 0 B$ | RW-0 |
| PEIE | Peripheral Interrupt Enable | 1 = Enable <br> (URTE, URRXNE, TCEN, <br> IDELE, RXSE apply) <br> $0=\underline{\text { Disable (no Wake-Up) }}$ | INTCON[6] |  | RW-0 |
| URTE | Transmit BUF is empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[1] | 0x48E | RW-0 |
| TXEF | Transmit BUF status | 1 = Empty <br> $0=\underline{\text { Not empty }}$ <br> Note: write DATAL(8bit) / <br> DATAH(9bit) to clear; | URLSR[5] | 0x492 | RO-1 |
| URRXNE | Receive BUF as not empty interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[0] | 0x48E | RW-0 |
| RXNEF | Receive BUF status | 1 = Not empty | URLSR[0] | 0x492 | RO-0 |


| Name |  | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 = Empty, or cleared Note: read DATAL(8bit) / DATAH(9bit) to clear; |  |  |  |
| TCEN | Transmit Completion interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[5] | 0x48E | RW-0 |
| TCF | Transmission Completion Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No } \end{aligned}$ <br> Note: write 1 to clear, or write DATAL(8bit) <br> Cleared after /DATAH(9bit); | URTC[0] | 0x49C | R_W1C-1 |
| IDELE | Idle frame interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ | URIER[3] | 0x48E | RW-0 |
| IDLEF ${ }^{1}$ | Idle frame flag detected | $\begin{aligned} & 1=\text { Detected } \\ & 0=\text { Not detected } \end{aligned}$ | URLSR[6] | 0x492 | RW0-0 |
| RXSE | Receive error interrupt | $\begin{aligned} & 1=\text { Enable } \\ & 0=\text { Disable } \end{aligned}$ <br> Note: Conditions for receiving error interrupt are as follows $\begin{aligned} & \mathrm{BKF}=1 \\ & \mathrm{FEF}=1 \\ & \mathrm{PEF}=1 \end{aligned}$ <br> OVERF = 1 | URIER[2] | 0x48E | RW-0 |
| BKF ${ }^{1}$ | Received break frame Flag | $\begin{aligned} & 1=\text { Received } \\ & 0=\text { Not received, or cleared } \end{aligned}$ | URLSR[4] | 0x492 | RW0-0 |
| FEF ${ }^{1}$ | Received frame error Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No, or cleared } \end{aligned}$ | URLSR[3] | 0x492 | RW0-0 |
| PEF ${ }^{1}$ | Parity received <br> Error Flag | $\begin{aligned} & 1=\text { Yes } \\ & 0=\text { No, or cleared } \end{aligned}$ | URLSR[2] | 0x492 | RW0-0 |
| OVERF ${ }^{1}$ | Receive BUF overflow error Flag | $\begin{aligned} & 1=\text { Overflow } \\ & 0=\text { Normal, or cleared } \end{aligned}$ | URLSR[1] | 0x492 | RW0-0 |
| WAKE | Mute mode wake-up mode selection | $\begin{aligned} & 1=\text { Address match } \\ & 0=\text { IDLE frame } \end{aligned}$ | URMCR[2] | 0x491 | RW-0 |
| ADDRF | Mute mode address match Flag | $\begin{aligned} & 1=\text { Match } \\ & 0=\text { Mismatch } \end{aligned}$ | URLSR[7] | 0x492 | RO-0 |

Table 14-3 USART Interrupt Enable and Status Bits

[^37]| Name | Addr | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCKEN | 0x9A | TKEN | I2CEN | UARTEN | SPIEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| CKOCON | 0x95 | SYSON | CCORDY | DTYSEL |  | CCOSEL[2:0] |  |  | CCOEN | 00100000 |
| URDATAL | 0x48C | DATA[7:0] |  |  |  |  |  |  |  | 00000000 |
| URDATAH | 0x48D | - |  |  |  |  |  |  | DATAH | ---- ---0 |
| URIER | 0x48E | - |  | TCEN | - | IDELE | RXSE | URTE | URRXNE | --0-0000 |
| URLCR | 0x48F | - | BKREQ | - | EVEN | PEN | URSTOP | - | LTH | -0-0 00-0 |
| URLCREXT | 0x490 | - |  |  |  |  |  | RWU | EXTEN | -----00 |
| URMCR | 0x491 | - |  | SIRLP | TXEN | RXEN | WAKE | HDSEL | SIREN | ---0 0000 |
| URLSR | 0x492 | ADDRF | IDLEF | TXEF | BKF | FEF | PEF | OVERF | RXNEF | 00100000 |
| URRAR | 0x493 | - |  |  |  | RAR[3:0] |  |  |  | ---- 0000 |
| URDLL | 0x494 | DLL[7:0] |  |  |  |  |  |  |  | 00000000 |
| URDLH | 0x495 | DLH[7:0] |  |  |  |  |  |  |  | 00000000 |
| URABCR | 0x496 | - |  |  |  | ABRE | ABRM | ABRF | ABREN | ---- 0000 |
| URSYNCR | 0x497 | - |  |  |  | LBCL | URCPHA | URCPOL | SYNEN | ---- 0000 |
| URLINCR | 0x498 | - |  |  | LINEN | BLTH[3:0] |  |  |  | ---0 0000 |
| URSDCRO | 0x499 | - | NACK | CKOE | SDEN |  |  |  |  | -000---- |
| URSDCR1 | 0x49A | GT[7:0] |  |  |  |  |  |  |  | 00000000 |
| URSDCR2 | 0x49B | PSC[7:0] |  |  |  |  |  |  |  | 00000000 |
| URTC | 0x49C | - |  |  |  |  |  |  | TCF | ---- ---1 |

Table 14-4 USART Related Register Addresses

### 14.2. USART function

### 14.2.1. Asynchronous Operating Mode

Full-duplex and half-duplex configuration process :

1. Set UARTEN $=1$ to enable the USART module clock;
2. Set the communication baud rate = Fmaster / (16 * $\{\mathrm{DLH}, \mathrm{DLL}\})$ (see "DLH", "DLL");
3. Set the communication data length to 7,8 or 9 bits (see "EXTEN", "LTH") ;
4. Set parity bit (see "PEN", "EVEN") ;
5. Set the length of STOP to 1 or 2 bits (see " U RSTOP") ;
6. Choose between full duplex (default) or half duplex mode of operation (see " HDSEL ");
7. If necessary, enable the corresponding interrupt (see "GIE", "PEIE", "URTE", "URRXNE", "TCEN" and "RXSE" etc.);
8. Set TXEN $=1$ or $\operatorname{RXEN}=1$ to enable transmit or receive function as required;

Note:

- USART peripheral clock Fmaster = Sysclk;
- In half-duplex mode, if both transmitting and receiving functions are enabled, the transmitted data will also be received by the machine;

The data communication format of the asynchronous mode is to send the LSB first, and then send the MSB.
The data frame format comparison with or without parity bit is as follows:


Figure 14-2 Communication Format in Asynchronous Mode (take 8bit length as an example)
The data processing flow includes blocking mode and non-blocking mode:

|  | Blocking mode | Non-blocking mode |
| :---: | :--- | :--- |
| Transmit data | After writing data to DATAL/H (TXBUF), <br> query TXEF or TCF, write the next data when <br> TXEF or TCF is set to 1 | When URTE = 1 or TCEN = 1, TXEF or TCF is <br> set to 1 to enter the interrupt after writing data <br> to DATAL/H (TXBUF) |
| Receive data | Query RXNEF, the value of DATAL/H <br> (RXBUF) can be read when RXNEF is set to <br> 1 | When URRXNE =1, enter the interrupt after <br> RXNEF is set to 1; <br> In addition, it is recommended to enable the <br> RXSE interrupt, and enter the corresponding <br> interrupt for processing when receiving errors; |
| Remark | - | After entering the interrupt, query the <br> corresponding status flag and handle the <br> transmitting and receiving process, and exit |
| the interrupt after the processing is completed |  |  |,



Figure 14-3 Asynchronous Mode Flag Timing Diagram

### 14.2.2. Synchronous Operating Mode

Synchronous mode is used to simulate the communication function in SPI master mode. When SYNEN =1, the USART_CK pin will output a clock synchronized with the data. Data output sends the LSB first, followed by the MSB.

In addition, the polarity and phase of the synchronization clock can be selected (see "CPOL" , "CPHA") . During the START and STOP, there is no clock pulse on the USART_CK pin. Whether to output the synchronous clock when the last 1bit of data is sent is determined by LBCL .


Figure 14-4 Sync Mode Communication Format (8bit Data Length)

Note :

- The sync clock rate is set the same as the baud rate, i.e. Fmaster / (16 * \{DLH, DLL\});
- When TXEN $=0$ and RXEN = 1, the synchronous clock will still be output, which is then used only for receiving data, and the TX pin remains high.


### 14.2.3. Infrared Operating Mode

Infrared mode is used for infrared communication. The infrared mode is enabled when SIREN $=1$, and the default communication data length is 8 bits.


Figure 14-5 Infrared Mode Communication Timing Diagram

As shown in Figure 14-5, the data pulse width of the infrared module's transmittng or receiving bus is $3 / 16$ of
the bit cycle in normal mode. A high pulse is generated when the transmitted data is zero, and a low pulse is decoded as zero when it is received. The polarity of the transmittng and receiving bus are opposite, the bus keeps the low level when the transmittng is idle, and the bus keeps the high level when the receiving is idle.

IR module in normal mode , communication baud rate = Fmaster / (16 * [DLH:DLL]);
low power mode (see "SIRLP"), the communication baud rate = Fmaster / (PSC * 16 * [DLH:DLL]);

### 14.2.4. Smart Card Mode

The smart card mode is a half-duplex mode and supports the ISO7816-3 standard. When SDEC $=1$, to enable smart card mode, the protocol requires setting the data length to 8 bits (see "LTH"), enabling the parity bit (see "PEN"), and setting the stop bit to 1.5 bits (see "URSTOP"). "URSTOP"), and configure the corresponding IO to open-drain mode.

The clock source and the frequency division output of the smart card are set by CKOE and PSC.


Figure 14-6 Smart Card Mode Communication Timing Diagram

When NACK $=1$, after the receiver detects a parity error, it will pull down the bus for 1 bit cycle after 0.5 stop bits. At the same time, the transmitter will detect whether the bus is pulled down at the stop bit, if the bus is detected to be pulled down, the frame error flag FEF will be set to 1 . The transmitter can choose to retransmit the current data upon request, and the number of transmissions is determined by the user.

When NACK $=0$, the receiver will not pull down the bus after detecting a parity error, and the parity error flag PEF is set to 1.

In addition, in smart card mode, a guard time can be set (see "GT"), when the transmitter finishes transmitting data, wait for GT baud clock cycles before TCF is set.

### 14.2.5. LIN Master Mode

Enter LIN Master mode after LINEN is set .
The transmitter needs to configure the length of the break frame (refer to "BLTH"). When setting BKREQ = 1, the disconnected frame transmission is enabled , the TX pin will continuously send BLTH low levels, and BKREQ will auto clear after the transmission is completed.

After receiving a number of consecutive low levels greater than (START + data length + STOP), the receiver will assume that a break frame has been received and the BKF will be set to 1 .


Figure 14-7 LIN Master mode

Note : The reception and transmission of disconnected frames are not only applicable to LIN Master mode , but also to other asynchronous modes, infrared modes, etc.

### 14.2.6. Multiprocessor Communication Mode

Multiprocessor communication mode, for example, a USART is used as the master mode, and other USARTs are used as the slave mode, and the TX output of the slave is connected to the RX input of the master by means of logical AND .

When RWU is set to 1 , the master enters mute mode, blocking all reception. According to the setting of WAKE, USART can awake the master to receive data or exit the mute mode in the following two ways :

- $\quad$ WAKE $=0$ : Wake-up by idle address. Wake-Up when an idle frame is detected and start receiving data. If the bus data is always busy, it will not Wake-Up .

Note: Idle frame, i.e. a complete data frame consisting entirely of ' 1 ' (Number of consecutive ' 1 ' bits $\geq$ (START + data bit + STOP) number of bits) .


Figure 14-8 Mute Mode Address Idle Wake-Up

- $\quad$ WAKE $=1$ : Wake-up by address matching. Each time the data is received it will determine whether the high bit is 1 (indicating that the received data is address data). If the high bit is 1 , continue to compare the LSB ( 4 bits) of the data and the value of URRAR, if they are equal, the address matching flag bit ADDRF is set to 1, Exit the mute mode and start receiving the following data. If it is not equal , it will enter the mute mode immediately .


Figure 14-9 Mute Mode Address Match Wakeup

### 14.2.7. Automatic baud rate detection

The automatic baud rate detection function is used for the receiver to calibrate the communication baud rate so as to keep the same as the transmitter's baud rate. The baud rate detection module has two modes:

1. $\mathrm{ABRM}=0$ : Only the length of the START is detected, and the 1 st bit of the data is required to be 1 .

For example data $0 \times 03,0 \times 55$, etc.
2. $A B R M=1$ : Detect the length of the START and the 1 st bit , and require the 1 st bit $=1$ and the 2 nd bit $=$ 0 . For example data $0 \times 55,0 \times 01$ etc.

The baud rate detection data is used to automatically configure the DLL/DLH. If the baud rate data of the transmitter is not close to the receiver's Fbaudrate $=$ Fmaster $/\left(16^{*}\right.$ \{DLH, DLL\}), the baud rate detection module will be automatically configured to a closer baud rate. The serial PORT module does not support decimal baud rate, so there is an error in the baud rate detection of this module.


Figure 14-10 Automatic Baud Rate Detection

Process of automatic baud rate detection:

1. Select detection mode ABRM;
2. Configure $\operatorname{ABREN}=1$ to enable automatic baud rate detection;
3. Read and detect whether the baud rate flag ABRF is 1 (not cleared last time), if it is 1 , write 0 to clear it;
4. Start to receive data, ABRF is set to 1 after baud rate detection is completed;
5. After the current data reception is completed, the receiving BUF as not empty flag RXNEF is set to 1 ;
6. Before starting the next baud rate detection, ABRF needs to be cleared first;

Note :

- When baud rate detection is complete, ABRF must not be cleared immediately after setting to 1. Because clearing ABRF will immediately be in the current transmission position (which may no longer be the position of the START) to perform baud rate detection, resulting in wrong results .
- When the baud rate detection is out of range, the detection overflow flag ABRE will be set to 1 .


## 15. TOUCH

The FT62F08x has multiple touch key function, no external reference capacitor, with simple periphery and high security, to replace the traditional mechanical touch keys.

- Up to 15 touch keys
- Support waterproof function, strong anti-interference ability.

The touch applications can be quickly developed using FMD TouchTool software (IDE built-in) and library functions, as shown in Figure 15-1 below:


Figure 15-1 Touch Tool interface

## 16. MEMORY READ / WRITE PROTECTON

The PROGRAM AREA(PROM) can be Array Read Protected, or Sector Read/Program protected (1 k x 14 each). These protections selected at the IDE.

| Name | Function | default |
| :--- | :--- | :---: |
| CPB | PROM Array Read Protection | disabled |
| FSECPB0 | PROM Sector 0 (1k x 14) Read/Progarm Protection | disabled |
| FSECPB1 | PROM Sector 1 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB2 | PROM Sector 2 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB3 | PROM Sector 3 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB4 | PROM Sector 4 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB5 | PROM Sector 5 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB6 | PROM Sector 6 (1k $\times 14)$ Read/Progarm Protection | disabled |
| FSECPB7 | PROM Sector 7 (1k $\times 14)$ Read/Progarm Protection | disabled |

Table 16-1 Bank Read/Write Protection Initialization Configuration Register

The difference between full encryption and sectorized encryption is as follows:

| Encryption | CPU fetch | Software read | Software write | Serial read | Serial write |
| :---: | :---: | :---: | :---: | :---: | :---: |
| None | $\sqrt{ }$ | $\sqrt{2}$ | $\sqrt{ }(2)$ | $\sqrt{ }$ | $\sqrt{ }$ |
| Whole array | $\sqrt{ }$ | $\sqrt{2}$ | $\sqrt{ }(2)$ | $\times(1)$ | $\times(4)$ |
| Sector | $\sqrt{ }$ | $\times(1)$ | $\times(3)$ | $\times(3)$ | $\times(5)$ |

Note:

1. EEDAT keeps the previous value unchanged;
2. Software cannot program or erase UCFG pages;
3. Only unencrypted sectors can be read or written;
4. Only the serial PORT is allowed to do full chip erasure (unencryption) including UCFG;
5. Only the serial PORT is allowed to do full chip erasure (unencryption) including UCFG, or page erase and programming of unencrypted sectors;
6. Under any circumstances, software cannot do full chip erasure including UCFG;

## 17. SPECIAL FUNCTION REGISTERS (SFR)

There are two types of Special Function Registers (SFR).

- BOOT level registers are set at the Integrated Development Environment (IDE);
- User registers.;


### 17.1. Boot Level Registers



Figure 17-1 Boot Selectables in the IDE

| Name | Function | default |
| :---: | :---: | :---: |
| CPB | PROM All-area Read Protection | Disabled |
| MCLRE | Reset by External I/O | Disabled |
| PWRTEB | Power on delay timer (PWRT), additional delay $\sim 64 \mathrm{~ms}$ after initialization configuration | Disabled |
| WDTE | WDT <br> - Enable (Instructions can not be disabled) <br> - Instruction controls (SWDTEN) | SWDTEN <br> control |
| FOSC | - LP: external low-speed oscillator across PC1 (+) and PB7 (-) <br> - XT: external high-speed oscillator across PC1 (+) and PB7 (-) <br> - EC: external oscillator at PC1 (+) , PB7 as I/O <br> - INTOSCIO: PC1 and PB7 as I/O | INTOSCIO |
| OSTPER | OST timer period selection (XT / L P applies) <br> - 512 <br> - 1024 <br> - 2048 <br> - 4096 (32768 in LP mode) | 1024 |
| TSEL | The correspondence between the instruction clock and the system clock SysCIk (1T, 2T or 4T): <br> - 1 (Instruction Clock = SysCIk) <br> - $\underline{2}$ (Instruction Clock = SysClk/2) <br> - 4 (Instruction Clock = SysCIk/4) | 2 |
| FSCMEN | Fail-Safe Clock Monitor <br> - Enable <br> - Disable | Enabled |
| IESO | XT/ LP two-speed clock start <br> - Enable <br> - Disable | Enabled |
| LVREN | LVR <br> - Enable <br> - Disable <br> - Enable in non-SLEEP mode <br> - Instruction controlled (SLVREN) | Disabled |
| LVRS | $7 \mathrm{~V}_{\text {BOR }}$ Voltage levels (V): $2.0 / 2.2 / 2.5 / 2.8 / 3.1 / 3.6 / 4.1$ | Disabled |
| FSECPB0 | PROM Sector 0 ( $1 \mathrm{k} \times 14$ ) Read/Write Protection | Disabled |
| FSECPB1 | PROM Sector 1 (1kx 14) Read/Write Protection | Disabled |


| Name | Function | default |
| :---: | :---: | :---: |
| FSECPB2 | PROM Sector 2 (1kx 14) Read/Write Protection | Disabled |
| FSECPB3 | PROM Sector 3 (1k x 14) Read/Write Protection | Disabled |
| FSECPB4 | PROM Sector 4 (1kx 14) Read/Write Protection | Disabled |
| FSECPB5 | PROM Sector 5 (1k x 14) Read/Write Protection | Disabled |
| FSECPB6 | PROM Sector 6 (1kx 14) Read/Write Protection | Disabled |
| FSECPB7 | PROM Sector 7 (1kx 14) Read/Write Protection | Disabled |
| I2CRMAP | I2C multiplexed pin selection <br> [PB3, PB2]: ( $\geq$ Version I chip is applicable) <br> I2C_SDA = PB3, I2C_SCL = PB2; <br> SPI_MOSI = PA0, SPI_MISO = PA1 <br> [PA0, PA1]: $\begin{aligned} & \text { I2C_SDA }=\text { PAO, } \quad \text { I2C_SCL }=\text { PA1; } \\ & \text { SPI_MOSI }=\text { PB3, SPI_MISO }=\text { PB2 } \end{aligned}$ | [PB3,PB2] |

Table 17-1 Boot Level Registers (set by IDE)

### 17.2. User Registers

User Speical Function Registers (SFR) and SRAM are stored in 14 banks (bank0~12, bank31), and each bank is 128 bytes in size. The corresponding bank must be selected before the registers inside can be accessed. An active bank can be selected by writing the bank number ( $0 \sim 12,31$ ) to the Bank Selection Register (BSREG) . The address of the user register is 12 bits, the address range is $0 \times 000 \sim 0 \times F F F$, the MSB ( 5 bits) are the bank area address, and the LSB ( 7 bits) are the SFR/SRAM address.

All user registers can be accessed directly through INDFn, or indirectly through the FSRn File Selection Register (see Section 17.5, Indirect addressing).

Since extra instructions are involved in switching BANK, some often-used SFR are stored in all 14 banks to minimize switching. Registers common to all 14 BANKS are synchronized.

| Bank | First address | Bank | First address |
| :---: | :---: | :---: | :---: |
| Bank0 | 000 H | Bank7 | 380 H |
| Bank1 | 080 H | Bank8 | 400 H |
| Bank2 | 100 H | Bank9 | 480 H |
| Bank3 | 180 H | Bank10 | 500 H |
| Bank4 | 200 H | Bank11 | 580 H |
| Bank5 | 280 H | Bank12 | 600 H |
| Bank6 | 300 H | Bank31 | F80H |


| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First address + OH | INDF0 | Addressing this location uses contents of FSRO to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| First address + 1H | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XxxX |
| First address +2 H | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| First address + 3 H | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| First address +4 H | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| First address +5H | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| First address + 6H | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| First address + 7H | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| First address +8 H | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| First address +9H | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| First address + AH | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | ---0 0000 |
| First address + BH | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| First address + (70-7F) |  | COMMON BANK SRAM |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-2 Registers common to 14 BANKs

Fremont Micro Devices
FT62F08x

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | Xxxx Xxxx |
| 001 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | Xxxx Xxxx |
| 002 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 003 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 004 | FSR0L | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | XXXX XXXX |
| 005 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 006 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | Xxxx XxXx |
| 007 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 008 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 009 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 00A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | -000 0000 |
| 00B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 00C | PORTA | PORTA [7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 00D | PORTB | PORTB [7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 00E | PORTC | PORTC[7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 00F | PORTD | - | - | TRISD [5:0] |  |  |  |  |  | --xx xxxx |
| 011 | PIR1 | - | - | - | - | - | TKIF | CKMIF | ADCIF | ---- -000 |
| 014 | EPIF0 | External pin interrupt Flag |  |  |  |  |  |  |  | 00000000 |
| 015 | SPIDATA | SPI data transmit/receive BUF register |  |  |  |  |  |  |  | 00000000 |
| 016 | SPICTRL | SPIF | WCOL | MODF | RXOVRN | NSSM [1:0] |  | TXBMT | SPIEN | 00000010 |
| 017 | SPICFG | BUSY | MSTEN | CPHA | CPOL | SLAS | NSSVAL | SRMT | RXBMT | 00000111 |
| 018 | SPISCR | Baud rate setting register |  |  |  |  |  |  |  | 00000000 |
| 019 | SPICRCPOL | CRC calculation polynomial |  |  |  |  |  |  |  | 00000111 |
| 01A | SPIRXCRC | CRC calculation result of received data |  |  |  |  |  |  |  | 00000000 |
| 01B | SPITXCRC | CRC calculation result of the transmitted data |  |  |  |  |  |  |  | 00000000 |
| 01C | SPIIER | - | - | - | - | WAKUP | RXERR | RXNE | TXE | ---- 0000 |
| 01D | SPICTRL2 | BDM | BDOE | RXONLY | SSI | SSM | CRCNXT | CRCEN | LSBFIRST | 00000000 |
| 01E | SPISTAT | - | SMODF | SRXOVRN | SBUSY | SRXBMT | STXBMT | WKF | CRCERR | -000 1100 |
| 01F | ADDLY <br> /LEBPRL | LSB of ADC external trigger start delay counter threshold / multiplexed as leading edge blanking count threshold |  |  |  |  |  |  |  | 00000000 |
|  | 0-06F | SRAM BANK0 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
|  | -07F | SRAM BANK0 (16Bytes), physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-3 SFR, BANK 0

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 080 | INDFO | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 081 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 082 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 083 | Status | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 084 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 085 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 086 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 087 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 088 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 089 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 08A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | -000 0000 |
| 08B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 08C | TRISA | TRISA[7:0] |  |  |  |  |  |  |  | 11111111 |
| 08D | TRISB | TRISB[7:0] |  |  |  |  |  |  |  | 11111111 |
| 08E | TRISC | TRISC[7:0] |  |  |  |  |  |  |  | 11111111 |
| 08F | TRISD | - | - | TRISD[5:0] |  |  |  |  |  | --11 1111 |
| 091 | PIE1 | - | - | - | - | - | TKIE | CKMIE | ADCIE | ---- -000 |
| 094 | EPIEO | External pin interrupt enable |  |  |  |  |  |  |  | 00000000 |
| 095 | CKOCON | SYSON | CCORDY | DTYSEL |  | $\operatorname{CCOSEL[2:0]}$ |  |  | CCOEN | 00100000 |
| 096 | PCON | STKOVF | STKUNF | EMCF | IERRR | /MCLRR | /SRTF | /PORF | /BORF | qq9q qqq9 |
| 097 | WDTCON | WDTPRE[2:0] |  |  | WDTPS[3:0] |  |  |  | SWDTEN | 11101000 |
| 098 | OSCTUNE | - | HIRC Clock Frequency Tuner |  |  |  |  |  |  | -xxx xxxx |
| 099 | OSCCON | MCKCF[3:0] |  |  |  | OSTS | HTS | LTS | SCS | 0100×000 |
| 09A | PCKEN | TKEN | I2CEN | UARTEN | SPICKEN | TIM4EN | TIM2EN | TIM1EN | ADCEN | 00000000 |
| 09B | ADRESL | ADC result register LSB |  |  |  |  |  |  |  | 00000000 |
| 09C | ADRESH | ADC result register MSB |  |  |  |  |  |  |  | 00000000 |
| 09D | ADCONo | CHS[3:0] |  |  |  | ADCAL | ADEX | GO/DONE | ADON | 00000000 |
| 09E | ADCON1 | ADFM | ADCS[2:0] |  |  | ADNREF[1:0] |  | ADPREF[1:0] |  | 00000000 |
| 09F | ADCON2 | ADINTREF[1:0] |  | ETGTYP[1:0] |  | ADDLY. 8 | ETGSEL[2:0] |  |  | 00000000 |
| OA0-0EF |  | SRAM BANK1 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 0F0-0FF |  | SRAM BANK1 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-4 SFR, BANK 1

Fremont Micro Devices
FT62F08x

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 101 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XXXX |
| 102 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 103 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 104 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 105 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 106 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 107 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 108 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 109 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 10A | PCLATH | MSB of Program counter(PC) latches |  |  |  |  |  |  |  | -000 0000 |
| 10B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 10C | LATA | LATA[7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 10D | LATB | LATB[7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 10E | LATC | LATC[7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 10F | LATD | - | - | LATD[5:0] |  |  |  |  |  | -- xx xxxx |
| 111 | TIM4CR1 | T4ARPE | - | T4CKS[1:0] |  | T4OPM | T4URS | T4UDIS | T4CEN | 0-00 0000 |
| 112 | TIM4IER | - | - | - | - | - | - | - | T4UIE | ---- ---0 |
| 113 | TIM4SR | - | - | - | - | - | - | - | T4UIF | ---- ---0 |
| 114 | TIM4EGR | - | - | - | - | - | - | - | T4UG | -------0 |
| 115 | TIM4CNTR | T4CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 116 | TIM4PSCR | - | - | - | - | - | T4PSC[2:0] |  |  | ---- -000 |
| 117 | TIM4ARR | T4ARR[7:0] |  |  |  |  |  |  |  | 11111111 |
| 118 | EPS0 | EPS0[7:0] |  |  |  |  |  |  |  | 00000000 |
| 119 | EPS1 | EPS1[7:0] |  |  |  |  |  |  |  | 00000000 |
| 11A | PSRC0 | PSRCB[3:0] |  |  |  | PSRCA[3:0] |  |  |  | 11111111 |
| 11B | PSRC1 | PSRCD[3:0] |  |  |  | PSRCC[3:0] |  |  |  | 11111111 |
| 11C | MISC0 | - | - | - | - | - | - |  | [1:0] | ------00 |
| 11D | AFP2 | - | - | - | AFP2[4:0] |  |  |  |  | ---0 0000 |
| 11E | ITYPE0 | ITYPE0[7:0] |  |  |  |  |  |  |  | 00000000 |
| 11F | ITYPE1 | ITYPE1[7:0] |  |  |  |  |  |  |  | 00000000 |
| 120-16F |  | SRAM BANK2 (80Bytes) |  |  |  |  |  |  |  | xxxx Xxxx |
|  | 0-17F | SRAM BANK2 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-5 SFR, BANK 2

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 180 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 181 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 182 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 183 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 184 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 185 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 186 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 187 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 188 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 189 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 18A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | -000 0000 |
| 18B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 18C | WPUA | WPUA[7:0] |  |  |  |  |  |  |  | 00000000 |
| 18D | WPUB | WPUB[7:0] |  |  |  |  |  |  |  | 00000000 |
| 18E | WPUC | WPUC[7:0] |  |  |  |  |  |  |  | 00000000 |
| 18F | WPUD | WPUD[7:0] |  |  |  |  |  |  |  | 00000000 |
| 191 | EEADRL | EEADR[7:0] |  |  |  |  |  |  |  | 00000000 |
| 192 | EEADRH | - | - | - | EEADR[12:8] |  |  |  |  | ---0 0000 |
| 193 | EEDATL | EEDAT[7:0] |  |  |  |  |  |  |  | xxxx xxxx |
| 194 | EEDATH | - | - | EEDAT[13:8] |  |  |  |  |  | --xx xxxx |
| 195 | EECON1 | EEPGD | CFGS | - | FREE | WRERR | WREN | WR | RD | 00-0x000 |
| 196 | EECON2 | EEPROM Control Register 2 |  |  |  |  |  |  |  | xxxx xxxx |
| 197 | ANSELA | Analog Pin Setting Register |  |  |  |  |  |  |  | 00000000 |
| 198 | EECON3 | - | - | - | - | - | - | - | DRDEN | -------0 |
| 199 | LVDCON | SLVREN | LVDM | - | LVDEN | LVDW | LVDL[3:0] |  |  | 00000000 |
| 19A | PSINK0 | PSINKO[7:0] |  |  |  |  |  |  |  | 00000000 |
| 19B | PSINK1 | PSINK1[7:0] |  |  |  |  |  |  |  | 00000000 |
| 19C | PSINK2 | PSINK2[7:0] |  |  |  |  |  |  |  | 00000000 |
| 19D | PSINK3 | - | - | PSINK3[5:0] |  |  |  |  |  | --00 0000 |
| 19E | AFP0 | AFP0[7:0] |  |  |  |  |  |  |  | 00000000 |
| 19F | AFP1 | - | AFP1[7:0] |  |  |  |  |  |  | -000 0000 |
| 1A0-1EF |  | SRAM BANK3 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 1F0-1FF |  | SRAM BANK3 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-6 SFR, BANK3

Fremont Micro Devices
FT62F08x

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 200 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | Xxxx Xxxx |
| 201 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 202 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 203 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 204 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 205 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | XXXX XXXX |
| 206 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | Xxxx XXXX |
| 207 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | Xxxx Xxxx |
| 208 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 209 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 20A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 20B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 20C | WPDA | WPDA[7:0] |  |  |  |  |  |  |  | 00000000 |
| 20D | WPDB | WPDB[7:0] |  |  |  |  |  |  |  | 00000000 |
| 20E | WPDC | WPDC[7:0] |  |  |  |  |  |  |  | 00000000 |
| 20F | WPDD | WPDD[7:0] |  |  |  |  |  |  |  | 00000000 |
| 211 | TIM1CR1 | T1ARPE | T1CMS[1:0] |  | TIDIR | T1OPM | TIURS | T1UDS | T1CEN | 00000000 |
| 213 | TIM1SMCR | - | T1TS[2:0] |  |  | - | T1SMS[2:0] |  |  | -000-000 |
| 215 | TIM1IER | T1BIE | T1TIE | - | T1CC4IE | T1CC3IE | T1CC2IE | T1CC1IE | T1UIE | 00-0 0000 |
| 216 | TIM1SR1 | T1BIF | T1TIF | - | T1CC4IF | T1CC3IF | T1CC2IF | T1CC1IF | T1UIF | 00-0 0000 |
| 217 | TIM1SR2 | - | - | - | T1CC4OF | T1CC3OF | T1CC2OF | T1CC1OF | - | ---0 000- |
| 218 | TIM1EGR | T1BG | - | - | T1CC4G | T1CC3G | T1CC2G | T1CC1G | - | 0-0 000- |
|  | TIM1CCMR1 <br> (output mode) | - | T1OC1M[2:0] |  |  | T1OC1PE | - | T1CC1S[1:0] |  | -000 0-00 |
|  | TIM1CCMR1 (input mode) | T1IC1F[3:0] |  |  |  | T1IC1PSC[1:0] |  | T1CC1S[1:0] |  | 00000000 |
|  | TIM1CCMR2 (output mode) | - | T1OC2M[2:0] |  |  | T1OC2PE | - | T1CC2S[1:0] |  | -000 0-00 |
|  | TIM1CCMR2 <br> (input mode) | T1IC2F[3:0] |  |  |  | T1IC2PSC[1:0] |  | T1CC2S[1:0] |  | 00000000 |
| 21B | TIM1CCMR3 (output mode) | - | T1OC3M[2:0] |  |  | T10C3PE | - | T1CC3S[1:0] |  | -000 0-00 |
|  | TIM1CCMR3 | T1IC3F[3:0] |  |  |  | T1IC3PSC[1:0] |  | T1CC3S[1:0] |  | 00000000 |


| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (input mode) |  |  |  |  |  |  |  |  |  |
| 21 C | TIM1CCMR4 (output mode) | - | T1OC4M[2:0] |  |  | T10C4PE | - | T1CC4S[1:0] |  | -000 0-00 |
|  | TIM1CCMR4 <br> (input mode) | T1IC4F[3:0] |  |  |  | T1IC4PSC[1:0] |  | T1CC4S[1:0] |  | 00000000 |
| 21D | TIM1CCER1 | T1CC2N | T1CC2N | T1CC2P | T1CC2E | T1CC1NP | TICC1NE | T1CC1P | T1CC1E | 00000000 |
| 21 E | TIM1CCER2 | - | - | T1CC4P | T1CC4E | T1CC3NP | TICC3NE | T1CC3P | T1CC3E | --00 0000 |
| 21F | ODCONO | - | - | - | - | - | SPIOD | I2CON | UROD | ---- -000 |
| 220-26F |  | SRAM BANK4 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 270-27F |  | SRAM BANK4 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-7 SFR, BANK4

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 280 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XXXX |
| 281 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XXXX |
| 282 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 283 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 284 | FSR0L | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 285 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | Xxxx Xxxx |
| 286 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 287 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 288 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 289 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 28A | PCLATH | MSB of Program counter(PC) latches |  |  |  |  |  |  |  | - 0000000 |
| 28B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 28C | TIM1CNTRH | T1CNT[15:8] |  |  |  |  |  |  |  | 00000000 |
| 28D | TIM1CNTRL | T1CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 28E | TIM1PSCRH | T1PSC[15:8] |  |  |  |  |  |  |  | 00000000 |
| 28F | TIM1PSCRL | T1PSC[7:0] |  |  |  |  |  |  |  | 00000000 |
| 290 | TIM1ARRH | T1ARR[15:8] |  |  |  |  |  |  |  | 11111111 |
| 291 | TIM1ARRL | T1ARR[7:0] |  |  |  |  |  |  |  | 11111111 |


| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 292 | TIM1RCR | TIREP[7:0] |  |  |  |  |  |  |  | 00000000 |
| 293 | TIM1CCR1H | T1CCR1[15:8] |  |  |  |  |  |  |  | 00000000 |
| 294 | TIM1CCR1L | T1CCR1[7:0] |  |  |  |  |  |  |  | 00000000 |
| 295 | TIM1CCR2H | T1CCR2[15:8] |  |  |  |  |  |  |  | 00000000 |
| 296 | TIM1CCR2L | T1CCR2[7:0] |  |  |  |  |  |  |  | 00000000 |
| 297 | TIM1CCR3H | T1CCR3[15:8] |  |  |  |  |  |  |  | 00000000 |
| 298 | TIM1CCR3L | T1CCR3[7:0] |  |  |  |  |  |  |  | 00000000 |
| 299 | TIM1CCR4H | T1CCR4[15:8] |  |  |  |  |  |  |  | 00000000 |
| 29A | TIM1CCR4L | T1CCR4[7:0] |  |  |  |  |  |  |  | 00000000 |
| 29B | TIM1BKR | T1MOE | T1AOE | T1BKP | T1BKE | T1OSSR | T1OSSI | T1LOCK[1:0] |  | 00000000 |
| 29C | TIM1DTR | T1DGT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 29D | TIM1OISR | - | T10IS4 | T1OIS3N | T1OIS3 | T1OIS2N | T1OIS2 | T1OIS1N | T1OIS1 | -000 0000 |
| 29E | TIM2CCR3H | T2CCR3[15:8] |  |  |  |  |  |  |  | 00000000 |
| 29F | TIM2CCR3L | T2CCR3 [7:0] |  |  |  |  |  |  |  | 00000000 |
| 2A0-2EF |  | SRAM BANK5 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 2F0-2FF |  | SRAM BANK5 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-8 SFR, BANK5

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 300 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 301 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 302 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 303 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 304 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 305 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 306 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 307 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 308 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | XXXX XXXX |
| 309 | WREG | Working register W |  |  |  |  |  |  |  | Xxxx Xxxx |
| 30A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 30B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |


| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30 C | TIM2CR1 | T2ARPE | - | - | - | T2OPM | T2URS | T2UDIS | T2CEN | 0--- 0000 |
| 30D | TIM2IER | - | - | - | - | T2CC3IE | T2CC2IE | T2CC1IE | T2UIE | ---- 0000 |
| 30E | TIM2SR1 | - | - | - | - | T2CC3IF | T2CC2IF | T2CC1IF | T2UIF | ---- 0000 |
| 30F | TIM2SR2 | - | - | - | - | T2CC3OF | T2CC3OF | T2CC3OF | - | ---- 000- |
| 310 | TIM2EGR | - | - | - | - | T2CC3G | T2CC2G | T2CC1G | T2UG | ---- 0000 |
| 311 | TIM2CCMR1 <br> (output mode) | - | T2OC1M[2:0] |  |  | T2OC1PE | - | T2CC1S[1:0] |  | -000 0-00 |
|  | TIM2CCMR1 (input mode) | T2IC1F[3:0] |  |  |  | T2IC1PSC[1:0] |  | T2CC1S[1:0] |  | 00000000 |
|  | TIM2CCMR2 <br> (output mode) | - | T2OC2M[2:0] |  |  | T2OC2PE | - | T2CC2S[1:0] |  | -000 0-00 |
|  | TIM2CCMR2 <br> (input mode) | T2IC2F[3:0] |  |  |  | T2IC2PSC[1:0] |  | T2CC2S[1:0] |  | 00000000 |
| 313 | TIM2CCMR3 <br> (output mode) | - | T2OC3M[2:0] |  |  | T2OC3PE | - | T2CC3S[1:0] |  | -000 0-00 |
|  | TIM2CCMR3 (input mode) | T2IC3F[3:0] |  |  |  | T2IC3PSC[1:0] |  | T2CC3S[1:0] |  | 00000000 |
| 314 | TIM2CCER1 | - | - | T2CC2P | T2CC2E | - | - | T2CC1P | T2CC1E | --00 --00 |
| 315 | TIM2CCER2 | - | - | - | - | - | - | T2CC3P | T2CC3E | ------00 |
| 316 | TIM2CNTRH | T2CNT[15:8] |  |  |  |  |  |  |  | 00000000 |
| 317 | TIM2CNTRL | T2CNT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 318 | TIM2PSCR | - | - | - | - | T2PSC[3:0] |  |  |  | ---- 0000 |
| 319 | TIM2ARRH | T2ARR[15:8] |  |  |  |  |  |  |  | 11111111 |
| 31 A | TIM2ARRL | T2ARR[7:0] |  |  |  |  |  |  |  | 11111111 |
| 31B | TIM2CCR1H | T2CCR1[15:8] |  |  |  |  |  |  |  | 00000000 |
| 31 C | TIM2CCR1L | T2CCR1[7:0] |  |  |  |  |  |  |  | 00000000 |
| 31D | TIM2CCR2H | T2CCR2[15:8] |  |  |  |  |  |  |  | 00000000 |
| 31E | TIM2CCR2L | T2CCR2[7:0] |  |  |  |  |  |  |  | 00000000 |
| 31 F | TCKSRC | LFMOD | T2CKSRC[2:0] |  |  | - | T2CKSRC[2:0] |  |  | 0000-000 |
| 320-36F |  | SRAM BANK6 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 370-37F |  | SRAM BANK6 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-9 SFR, BANK6

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 380 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XXXX |
| 381 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 382 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 383 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 384 | FSR0L | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 385 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 386 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 387 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 388 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 389 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 38A | PCLATH | MSB of Program counter(PC) latches |  |  |  |  |  |  |  | $\begin{array}{r} -000 \\ 0000 \end{array}$ |
| 38B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 3A0-3EF |  | SRAM BANK7 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 3F0-3FF |  | SRAM BANK7 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx Xxxx |

Table 17-10 SFR, BANK7

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | INDF0 | Addressing this location uses contents of FSRO to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 401 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 402 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 403 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 404 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 405 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 406 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 407 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 408 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 409 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 40A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 40B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 40C | I2CCR1 | - | - | - | MST10B | SLV10B | - | SPEED | MASTER | ---0 0-00 |
| 40D | I2CCR2 | - | SOFTRST | AGCALL | SNACK | - | - | RXHLD | - | -000-0- |
| 40E | I2CCR3 | - |  |  |  |  | EVSTRE | - | ENABLE | ---- -0-0 |
| 40F | I2COARL | ADD[7:0] |  |  |  |  |  |  |  | 00000000 |
| 410 | I2COARH | - | - | - | - | - | - | ADD[9:8] |  | ---- --00 |
| 411 | I2CFREQ | - | - | FREQ[5:0] |  |  |  |  |  | --00 0000 |
| 412 | I2CDR | DR[7:0] |  |  |  |  |  |  |  | 00000000 |
| 413 | I2CCMD | - | - | - | - | - | RESTART | STOP | MSTDIR | ---- -000 |
| 414 | I2CCCRL | CCR[7:0] |  |  |  |  |  |  |  | 00000000 |
| 415 | I2CCCRH | - | DUTY | - | - | CCR[11:8] |  |  |  | -0-- 0000 |
| 416 | I2CITR | - |  |  |  |  | ITBUFEN | ITEVEN | ITERREN | ---- -000 |
| 417 | I2CSR1 | IICTXE | IICRXNE | - | STOPF | ADD10F | - | ADDF | SBF | 00-0 0-00 |
| 418 | I2CSR2 | - | - | - | TXABRT | OVR | AF | ARLO | BERR | ---0 0000 |
| 419 | I2CSR3 | - | - | GCALL | - | - | RDREQ | ACTIVE | RXHOLD | --0--000 |
| 41A | ADCON3 | ADFBEN | ADCMPOP | ADCMPEN | ADCMPO | LEBADT | - | ELVD | [1:0] | 0000 0-00 |
| 41B | ADCMPH | ADCMPH[7:0] |  |  |  |  |  |  |  | 00000000 |
| 41 C | LEBCON | LEBEN | LEBCH[1:0] |  | - | EDGS | BKS[2:0] |  |  | 000-0000 |
| 41D | MSCKCON | - | - | - | - | - | - | CKMAVG | CKCNTI | ---- --01 |
| 41E | SOSCPRL | SOSCPR[7:0] |  |  |  |  |  |  |  | 11111111 |
| 41F | SOSCPRH | - | - | - | - | SOSCPR[11:8] |  |  |  | ---- 1111 |
|  | 20-46F | SRAM BANK8 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
|  | -0-47F | SRAM BANK8 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-11 SFR, BANK8

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 480 | INDFO | Addressing this location uses contents of FSRO to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 481 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 482 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 483 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 484 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 485 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 486 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 487 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 488 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 489 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 48A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 48B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 48C | URDATAL | DATAL[7:0] |  |  |  |  |  |  |  | 00000000 |
| 48D | URDATAH | - |  |  |  |  |  |  | DATAH | -------0 |
| 48E | URIER | - | - | TCEN | - | IDELE | RXSE | URTE | URRXNE | --0-0000 |
| 48F | URLCR | - | BKREQ | - | EVEN | PEN | URSTOP | - | LTH | -0-0 00-0 |
| 490 | URLCREXT | - | - | - | - | - | - | RWU | EXTEN | ------00 |
| 491 | URMCR | - | - | SIRLP | TXEN | RXEN | WAKE | HDSEL | SIREN | --00 0000 |
| 492 | URLSR | ADDRF | IDLEF | TXEF | BKF | FEF | PEF | OVERF | RXNEF | 00000000 |
| 493 | URRAR | - | - | - | - | RAR[3:0] |  |  |  | ---- 0000 |
| 494 | URDLL | DLL[7:0] |  |  |  |  |  |  |  | 00000000 |
| 495 | URDLH | DLH[7:0] |  |  |  |  |  |  |  | 00000000 |
| 496 | URABCR | - | - | - | - | ABRE | ABRM | ABRF | ABREN | ---- 0000 |
| 497 | URSYNCR | - | - | - | - | LBCL | URCPHA | URCPOL | SYNEN | ---- 0000 |
| 498 | URLINCR | - | - | - | LINEN | BLTH[3:0] |  |  |  | ---0 0000 |
| 499 | URSDCRO | - | NACK | CKOE | SDEN | - | - | - | - | -000 0000 |
| 49A | URSDCR1 | GT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 49B | URSDCR2 | PSC[7:0] |  |  |  |  |  |  |  | 00000000 |
| 49C | URTC | - | - | - | - | - | - | - | TCF | ---- ---1 |
| 4A0-4EF |  | SRAM BANK9 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
|  | 0-4FF | SRAM BANK9 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-12 SFR, BANK9

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 500 | INDFO | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 501 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 502 | PCL | Program counter LSB |  |  |  |  |  |  |  | 00000000 |
| 503 | StATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 504 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 505 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 506 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 507 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 508 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 509 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 50A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | -000 0000 |
| 50B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 520-56F |  | SRAM BANK10 (80Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 570-57F |  | SRAM BANK10 (16Bytes), access BANKO's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-13 SFR, BANK10

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 580 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | Xxxx Xxxx |
| 581 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 582 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 583 | STATUS | - | - | - | /TF | /PF | Z | DC | C | 0001 1xxx |
| 584 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | XXXX XXXX |
| 585 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 586 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 587 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 588 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | XXXX XXXX |
| 589 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 58A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 58B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 5A0-5EF |  | SRAM BANK11 (80Bytes) |  |  |  |  |  |  |  | XXXX XXXX |
| 5F0-5FF |  | SRAM BANK11 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | XXXX XXXX |

Table 17-14 SFR, BANK11

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 600 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | XXXX XXXX |
| 601 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| 602 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| 603 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| 604 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | Xxxx XXXX |
| 605 | FSR0H | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| 606 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 607 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| 608 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| 609 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| 60A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| 60B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| 620-64F |  | SRAM BANK12 (48Bytes) |  |  |  |  |  |  |  | xxxx xxxx |
| 670-67F |  | SRAM BANK12 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-15 SFR, BANK12

| ADDR | Name | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | Reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F80 | INDF0 | Addressing this location uses contents of FSR0 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| F81 | INDF1 | Addressing this location uses contents of FSR1 to address data memory (not a physical register) |  |  |  |  |  |  |  | xxxx xxxx |
| F82 | PCL | LSB of Program Counter's (PC) |  |  |  |  |  |  |  | 00000000 |
| F83 | STATUS | - | - | - | /TO | /PD | Z | DC | C | 0001 1xxx |
| F84 | FSROL | LSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| F85 | FSROH | MSB of indirect addressing pointer register FSR0 |  |  |  |  |  |  |  | xxxx xxxx |
| F86 | FSR1L | LSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| F87 | FSR1H | MSB of indirect addressing pointer register FSR1 |  |  |  |  |  |  |  | xxxx xxxx |
| F88 | BSREG | Bank Selection Register |  |  |  |  |  |  |  | xxxx xxxx |
| F89 | WREG | Working register W |  |  |  |  |  |  |  | xxxx xxxx |
| F8A | PCLATH | - | MSB of Program counter(PC) latches |  |  |  |  |  |  | - 0000000 |
| F8B | INTCON | GIE | PEIE | EEIE | LVDIE | OSFIE | EEIF | LVDIF | OSFIF | 00000000 |
| FE4 | STATUS_SHAD | STATUS shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FE5 | WREG_SHAD | WREG shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FE6 | BSREG_SHAD | BSREG shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FE7 | PCLATH_SHAD | PCLATH shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FE8 | FSROL_SHAD | FSROL shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FE9 | FSROH_SHAD | FSROH shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FEA | FSR1L_SHAD | FSR1L shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FEB | FSR1H_SHAD | FSR1H shadow register |  |  |  |  |  |  |  | xxxx xxxx |
| FEC | - | - |  |  |  |  |  |  |  | - |
| FED | STKPTR | STKPTR |  |  |  |  |  |  |  | xxxx xxxx |
| FEE | TOSL | TOSL |  |  |  |  |  |  |  | xxxx xxxx |
| FEF | TOSH | TOSH |  |  |  |  |  |  |  | xxxx xxxx |
|  | FF0-FFF | SRAM BANK31 (16Bytes), access BANK0's physical address 0x70-0x7F |  |  |  |  |  |  |  | xxxx xxxx |

Table 17-16 SFR, BANK31

## Notes:

1. INDF is not a physical register;
2. Gray parts indicate not used;
3. Do not write to unimplemented register bits.

### 17.3. STATUS register

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| /TO | Time-out Flag <br> 1 = CLRWDT or SLEEP instruction after Power-up <br> $0=$ WDT time-out occurred | STATUS[4] | Bank <br> First <br> address $+0 \times 03$ | RO-1 |
| /PD | Power-down Flag <br> 1 = After power-up or by the CLRWDT instruction <br> $0=$ By execution of the SLEEP instruction | STATUS[3] |  | RO-1 |
| Z | Zero: Result of an arithmetic or logic operation is zero <br> Flag $\begin{aligned} & 1=\mathrm{Yes} \\ & 0=\text { No } \end{aligned}$ | STATUS[2] |  | RW-x |
| DC | Half carry/half borrow: Half Carry-Over or Borrow from the $4^{\text {th }}$ low-order bit of the result <br> 1 = Carry-Over, Yes; Borrow, No <br> 0 = Carry-Over, No; Borrow, Yes | STATUS[1] |  | RW-x |
| C | Carry/borrow: Digit Carry-Over or Borrow from MSB of the result <br> 1 = Carry-Over, Yes; Borrow, No <br> 0 = Carry-Over, No; Borrow, Yes | STATUS[0] |  | RW-x |

Notes:

1. The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.
2. It is recommended, therefore, that only BCR, BSR, SWAPR and STR instructions are used to alter the STATUS register.

### 17.4. Stack

FT62F08x has a hardware stack of 16 levels deep x 15 bits wide. The stack space is independent of program PROM , data EEPROM or data storage area SRAM.

TOSH:TOSL points to the top of the stack, and STKPTR is the current value of the stack pointer. When accessing the stack, the STKPTR value used to locate TOSH:TOSL can be tuned and then read/write operations can be performed on TOSH:TOSL.

During normal program operation, LCALL, CALLW, and interrupts increment the STKPTR value by 1, and the PC value is pushed onto the stack. When the RETW, RET and RETI instructions are executed, the PC value is popped from the stack and the STKPTR value is decremented by 1.The PCLATH value is not affected by push or pop operations. Available stack space can be viewed by reading STKPTR .

STKPTR is 5 bits, allowing detection of overflow and underflow. Performing a push operation after filling 16 levels will result in an overflow and the STKOVF flag will be set to 1. After popping the first level and then performing the pop operation, an underflow will occur, and the STKUNF flag will be set to 1 . An overflow or underflow event will cause the system to reset, and the 16 -level stack will all be cleared to 0 .

Note: Be careful when modifying STKPTR with interrupts enabled.


Figure 17-2 Software Access Stack

### 17.5. Indirect addressing

INDFn is not a physically register, and addressing INDFn will result in indirect addressing. Any instruction that accesses the INDFn register actually accesses the unit pointed to by the File Selection Register (FSRn) . An indirect READ of INDF will return 0 , and an indirect WRITE of INDF will result in a nop (possibly affecting the status flags). FSRnH : The 16-bit address composed of FSRnL allows 65536 address units to be addressed, which can be divided into 3 memory areas:

- Conventional data memory
- Linear data memory
- Flash


Figure 17-3 Indirect addressing

### 17.5.1. Conventional data memory

Conventional data memory, i.e. user register, with an address range of $0 \times 0000 \sim 0 \times 0 F F F$, correspond to the absolute addresses of all SFRs and SRAMs.


Figure 17-4 Conventional Data Memory Mapping

### 17.5.2. Linear data memory

Linear data memory with an address range of $0 \times 2000 \sim 0 x 29 \mathrm{AF}$, is a virtual array, pointing to the 80-byte SRAM storage area in all Banks (excluding the 16 -byte common SRAM), the unused memory area (Bank13 ~30) is read as $0 \times 00$.


Figure 17-5 Linear Data Memory Mapping

### 17.5.3. Flash program memory

When the MSB of FSRnH is set to 1 , the lower 15 bits of FSRnH:FSRnL are the address of the program PROM memory that needs to be accessed, and the corresponding lower 8-bit data can be read through INDFn. The program PROM cannot be written through FSR/INDF, while the read operation requires 2 instruction cycles.


Figure 17-6 Program Memory Mapping

The constants in the program PROM memory can be accessed indirectly via FSR or read via the RETW instruction.

Program example for indirect access via FSR.
constants
RETW DATAO ; Index0 data
RETW DATA1 ; Index1 data
RETW DATA2
RETW DATA3
my_function
; lots of code...
LDWI LOW constants
STR FSR1L
LDWI HIGH constants
STR FSR1H
MOVIW O[FSR1] ; The program memory is in W
Program Example to read the constant table with RETW and BRW instructions:
constants
BRW ;Add Index in W to program counter to ;select data
RETW DATAO
; Index0 data
RETW DATA1 ; Index1 data
RETW DATA2
RETW DATAЗ
my_function
... ; lots of code...

LDWI DATA_INDEX
call constants ; the constant is in W

## 18. INSTRUCTION SET

| Assembly Syntax | Function | Operation | Instruction cycles | Status |
| :---: | :---: | :---: | :---: | :---: |
| NOP | No operation | None | 1 | NONE |
| SLEEP | Enter SLEEP mode | $0 \rightarrow$ WDT; Stop OSC | 1 | /PF, /TF |
| RESET | Software Reset | Reset register PCON | 1 | NONE |
| CLRWDT | Clear WDT | $0 \rightarrow$ WDT | 1 | /PF, /TF |
| LJUMP N | Long JUMP of N | $\mathrm{N} \rightarrow \mathrm{PC}$ | 2 | NONE |
| BRA k | Relative Branch (address range is limited) | $\mathrm{PC}+1+\mathrm{k} \rightarrow \mathrm{PC}$ | 2 | NONE |
| BRW | Make a relative jump with the value of register W as an offset | $P C+w \rightarrow P C$ | 2 | NONE |
| LCALL N | Long CALL Subroutine | $\mathrm{N} \rightarrow \mathrm{PC} ; \mathrm{PC}+1 \rightarrow$ Stack | 2 | NONE |
| CALLW | Call subroutine whose address is specified by register W | $\mathrm{W} \rightarrow \mathrm{PC} ; \mathrm{PC}+1 \rightarrow$ Stack | 2 | NONE |
| RETW | Transmit immediate I to W and return | $\mathrm{I} \rightarrow \mathrm{W}$, Stack $\rightarrow$ PC | 2 | NONE |
| RETI | Return from Interrupt | Stack $\rightarrow$ PC; $1 \rightarrow$ GIE | 2 | NONE |
| RET | Return from Subroutine | Stack $\rightarrow$ PC | 2 | NONE |
| BCR R, b | Clear b bit in register R | $0 \rightarrow R(b)$ | 1 | NONE |
| BSR R, b | Set b bit in register R | $1 \rightarrow R(b)$ | 1 | NONE |
| CLRR R | Clear register R | $0 \rightarrow R$ | 1 | Z |
| LDR R, d (MOVF) | Load register R to d | $\mathrm{R} \rightarrow \mathrm{d}$ | 1 | Z |
| COMR R, d | Complement Register | $/ \mathrm{R} \rightarrow \mathrm{d}$ | 1 | Z |
| INCR R, d | Increment Register | $\mathrm{R}+1 \rightarrow \mathrm{~d}$ | 1 | Z |
| INCRSZ R, d | Increment Register, Skip if 0 | $\mathrm{R}+1 \rightarrow \mathrm{~d}$ | 1 | NONE |
| DECR R, d | Decrement Register | $\mathrm{R}-1 \rightarrow \mathrm{~d}$ | 1 | Z |
| DECRSZ R, d | Decrement Register, Skip if 0 | $\mathrm{R}-1 \rightarrow \mathrm{~d}$ | 1 | NONE |
| SWAPR R, d | Swap Halves Register | $R(0-3) R(4-7) \rightarrow d$ | 1 | NONE |
| RRR R, d | Rotate Right Register | $\begin{aligned} & R(0) \rightarrow C ; R(n) \rightarrow R(n-1) ; C \\ & \rightarrow R(7) ; \end{aligned}$ | 1 | C |
| RLR R, d | R moves to the left with a carry loop | $\begin{aligned} & R(7) \rightarrow C ; R(n) \rightarrow R(n+1) ; C \\ & \rightarrow R(0) ; \end{aligned}$ | 1 | C |
| LSRF f, d | F Logical Right Shift | $\begin{aligned} & 0 \rightarrow f(7) ; f(n+1) \rightarrow \mathrm{R}(\mathrm{n}) ; \\ & \mathrm{f}(0) \rightarrow \mathrm{C} ; \end{aligned}$ | 1 | C, Z |
| LSLF f, d | F logical Left Shift | $\begin{aligned} & f(7) \rightarrow C ; f(n) \rightarrow R(n+1) ; 0 \\ & \rightarrow R(0) ; \end{aligned}$ | 1 | C, Z |
| ASRF f, d | Arithmetic Right Shift | $\begin{aligned} & f(7) \rightarrow R(7) ; f(n+1) \rightarrow R(n) ; \\ & f(0) \rightarrow C ; \end{aligned}$ | 1 | C, Z |


| Assembly Syntax | Function | Operation | Instruction cycles | Status |
| :---: | :---: | :---: | :---: | :---: |
| BTSC R, b | Bit Test, Skip if 0 | Skip if $R(b)=0$ | 1 | NONE |
| BTSS R, b | Bit Test, Skip if 1 | Skip if $R(b)=1$ | 1 | NONE |
| CLRW | Clear Working Register | $0 \rightarrow \mathrm{~W}$ | 1 | Z |
| STR R (MOVWF) | Store W to Register | $\mathrm{W} \rightarrow \mathrm{R}$ | 1 | NONE |
| ADDWR R, d | Add W and Register | $W+R \rightarrow d$ | 1 | C, DC, Z |
| ADDWFC R, d | ADD W and R with CARRY bit | $W+R+C \rightarrow d$ | 1 | C, DC, Z |
| SUBWR R, d | Subtract W from Register | $\mathrm{R}-\mathrm{W} \rightarrow \mathrm{d}$ | 1 | C, DC, Z |
| SUBWFB R, d | Subtract W from Register (with BORROW bit) | $\mathrm{R}-\mathrm{W}-(/ \mathrm{B}) \rightarrow \mathrm{d}$ | 1 | C, DC, Z |
| ANDWR R, d | AND W and Register | R \& $\mathrm{W} \rightarrow \mathrm{d}$ | 1 | Z |
| IORWR R, d | OR W and Register | $W \mid R \rightarrow d$ | 1 | Z |
| XORWR R, d | XOR W and register | $W^{\wedge} \mathrm{R} \rightarrow \mathrm{d}$ | 1 | Z |
| LDWI I (MOVLW) | Load Immediate to W | $\mathrm{I} \rightarrow \mathrm{W}$ | 1 | NONE |
| ANDWI I | AND W and imm | $\mathrm{I} \& \mathrm{~W} \rightarrow \mathrm{~W}$ | 1 | Z |
| IORWI I | OR W and imm | $\mathrm{I} \\| \mathrm{W} \rightarrow \mathrm{W}$ | 1 | Z |
| XORWI I | XOR W and imm | ${ }^{\wedge} \mathrm{W} \rightarrow \mathrm{W}$ | 1 | Z |
| ADDWI I | Add imm to W | $\mathrm{I}+\mathrm{W} \rightarrow \mathrm{W}$ | 1 | C, DC, Z |
| SUBWI I | Subtract W from imm | $\mathrm{I}-\mathrm{W} \rightarrow \mathrm{W}$ | 1 | C, DC, Z |
| RETW I | Return, Place imm to W | Stack $\rightarrow$ PC; I $\rightarrow$ W |  | NONE |
| MOVLBk | Move imm I to BSR | $\mathrm{K} \rightarrow$ BSR | 1 | NONE |
| ADDFSR FSRn, k | Add imm k to FSRn | FSRn $+\mathrm{k} \rightarrow \mathrm{FSRn}$ | 1 | NONE |
| MOVLP | Move k to PCLATH | $\mathrm{k} \rightarrow$ PCLATH | 1 | NONE |
| MOVIW mm | Move FSRn to W | FSRn $\rightarrow$ W | 1 | Z |
| MOVWI mm | Move W to FSRn | $\mathrm{W} \rightarrow \mathrm{FSRn}$ | 1 | NONE |

Table 18-1 49 Instruction Commands

| Field | Descriptions |  |
| :---: | :---: | :---: |
| R(f) | SFR/SRAM Address |  |
| W | Working Register |  |
| b | Bit address within the 8-bit Register / RAM |  |
| 1/Imm (k) | Immediate data, constant or label |  |
| x | Don't' care, may be 0 or 1 |  |
| d | Destination select | $\begin{aligned} & 1=\text { Store result in Register / RAM } \\ & 0=\text { Store result in } \mathrm{W} \end{aligned}$ |
| mm | Pre/post increment/decrement mode selection (++FSRn, --FSRn, FSRn++ , FSRn--, k[FSRn]) |  |
| N | Absolute program address |  |
| PC | Program Counter |  |
| /PF | Power-Down Flag |  |
| /TF | Time-Out Flag |  |
| C | Carry/Borrow bit |  |
| DC | Half Carry/Half Borrow bit |  |
| Z | Zero Flag |  |

Table 18-2 OpCode Field

| Name | Status | Register | Addr. | Reset |
| :---: | :---: | :---: | :---: | :---: |
| Z | Zero Flag Bit: Result of an arithmetic or logic operation is zero $1=\mathrm{Yes}$ $0=\mathrm{No}$ | STATUS[2] | Bank <br> First <br> address $+0 \times 03$ | RW-x |
| DC | Half Carry (ADDWR, ADDWI, SUBWI, SUBWR): Digit <br> Carry-Over or Borrow from the $4^{\text {th }}$ low-order bit of the result <br> 1 = Carry-Over, Yes; Borrow, No <br> 0 = Carry-Over, No; Borrow, Yes | STATUS[1] |  | RW-x |
| C | Carry (ADDWR, ADDWI, SUBWI, SUBWR): Digit <br> Carry-Over or Borrow from MSB of the result <br> 1 = Carry-Over, Yes; Borrow, No <br> 0 = Carry-Over, No; Borrow, Yes | STATUS[0] |  | RW-x |

Table 18-3 Computational Status Flags

### 18.1. Read-Modify-Write (RMW) Instructions

All instructions that need to use the file register (the instructions with the mnemonic $R$ in Table 18-1 ) will perform the read-modify-write (RMW) operation, that is, first take out the contents of the target register, modify the data according to the instruction, and then write the data back to the target register or W (depending on $d$ and specific instruction) .

For example:
BSR FSROL, 0;
The execution process of the above instructions in the CPU is as follows:

1) Read out FSROL to the temporary register T;
2) Set register T or "0000 0001" to form new data;
3) Write the new data back to FSROL;

### 18.2. Instruction details

| ADDFSR | AND Immediate to FSRn |
| :--- | :--- |
| Syntax: | $[$ label $]$ ADDFSR FSRn, k |
| Operands: | $-32 \leq \mathrm{k} \leq 31$ |
|  | $\mathrm{n} \in[0,1]$ |
| Operation: | FSR(n)+k $\rightarrow$ FSR( n$)$ |
| Status Affected: | None |
| Description: | The signed 6-bit immediate ' k ' is |
|  | added to the contents of the |
|  | FSRnH:FSRnL register pair. |
|  | FSRn is limited to the range |
|  | 0000 h - FFFFh. Moving beyond |
|  | these bounds will cause the |
|  | FSR to wrap-around.. |


| ANDWI | AND Immediate with W |
| :---: | :---: |
| Syntax: | [label] ANDWI k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | (W).AND.(k) $\rightarrow$ (W) |
| Status Affected: | Z |
| Description: | Perform a logical AND operation on the contents of the W register and the 8-bit immediate immediate $k$. The result is stored in the W register. |


| ADDWI | Add Immediate to W |
| :--- | :--- |
| Syntax: | $[$ label $]$ ADDWI k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $(\mathrm{W})+\mathrm{k} \rightarrow(\mathrm{W})$ |
| Status Affected: | $\mathrm{C}, \mathrm{DC}$, and Z |
| Description: | The contents of the W register |
|  | are added to the 8-bit immediate <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  W register. |


| ANDWR | AND W with f |
| :---: | :---: |
| Syntax: | [label] ANDWR f,d |
| Operands: | $0 \leq \mathrm{f} \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (W).AND.(f) $\rightarrow$ (destination register) |
| Status Affected: | Z |
| Description: | AND the W register with register ' $f$ '. If ' $d$ ' is ' 0 ', the result is stored in the W register. If ' $d$ ' is ' 1 ', the result is stored back in register ' f '. |


| ADDWR | Add $W$ and $f$ |
| :---: | :---: |
| Syntax: | [label]ADDWR f,d |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (W)+(f) $\rightarrow$ (destination register) |
| Status Affected: | C, DC, and Z |
| Description: | Add the contents of the W register with register ' $f$ '. If ' $d$ ' is ' 0 ', the result is stored in the W register. If ' $d$ ' is ' 1 ', the result is stored back in register ' $f$ '. |


| ASRF | Arithmetic Right Shift |
| :---: | :---: |
| Syntax: | [label] ASRF f $\{$, d $\}$ |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & (f[7]) \rightarrow \operatorname{dest}[7] \\ & (\mathrm{f}[7: 1]) \rightarrow \operatorname{dest}[6: 0], \\ & (\mathrm{f}[0]) \rightarrow \mathrm{C} \end{aligned}$ |
| Status Affected: | $C$ and $Z$ |
| Description: | The contents of register ' $f$ ' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If ' $d$ ' is ' 0 ', the result is placed in W. If ' $d$ ' is ' 1 ', the result is stored back in register ' f '. |



| BRA | Relative Branch |
| :---: | :---: |
| Syntax: | [label] BRA label |
|  | [label] BRA \$+k |
| Operands: | -256<label- PC+1 255 |
|  | $-256 \leq k \leq 255$ |
| Operation: | $(\mathrm{PC})+1+\mathrm{k} \rightarrow \mathrm{PC}$ |
| Status Affected: | None |
| Description: | Add the signed 9-bit immediate |
|  | ' $k$ ' to the PC. Since the PC will |
|  | have incremented to fetch the |
|  | next instruction, the new |
|  | address will be PC $+1+k$. This |
|  | instruction is a 2-cycle |
|  | instruction. This branch has a |
|  | limited range. |


| BRW | Relative Branch with W |
| :--- | :--- |
| Syntax: | $[$ label $]$ BRW |
| Operands: | none |
| Operation: | $(\mathrm{PC})+(\mathrm{W}) \rightarrow \mathrm{PC}$ |
| Status Affected: | None |
| Description: | Add the contents of W |
|  | (unsigned) to the PC. Since the |
|  | PC will have incremented to |
|  | fetch the next instruction, the |
|  | new address will be PC + 1 + |
|  | (W). This instruction is a 2-cycle |
|  | instruction. |


| BSR | Bit Set $f$ |
| :--- | :--- |
| Syntax: | $[l a b e l]$ BSR $f, b$ |
| Operands: | $0 \leq f \leq 127$ |
|  | $0 \leq b \leq 7$ |
| Operation: | $1 \rightarrow(f[b])$ |
| Status Affected: | None |
| Description: | Bit 'b' in register ' $f$ ' is set. |


| BTSC | Bit Test f , Skip if Clear |
| :---: | :---: |
| Syntax: | [label] BTSC f,b |
| Operands: | $0 \leq f \leq 127$ |
|  | $0 \leq \mathrm{b} 57$ |
| Action: | Skip if (f[b])=0 |
| Status Affected: | None |
| Description: | If bit ' $b$ ' in register ' $f$ ' is ' 1 ', the next instruction is executed. If bit ' $b$ ', in register ' $f$ ', is ' 0 ', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction. |


| BTSS | Bit Test $f$, Skip if 1 |
| :--- | :--- |
| Syntax: | $[$ label] BTSS f,b |
| Operands: | $0 \leq f \leq 127$ <br> $0 \leq b \leq 7$ |
| Action: | Skip if (f[b])=1 |
| Status Affected: | None |
| Description: | If bit b of register $f$ is 0, execute <br> the next instruction. If bit $b$ is 1, <br> the next instruction is discarded <br> and a NOP is executed instead,, <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> making the instruction a <br> two-cycle instruction. |


| CLRR | Clear $f$ |
| :--- | :--- |
| Syntax: | $[$ label] CLRR f |
| Operands: | $0 \leq f \leq 127$ |
| Operation: | $00 \mathrm{~h} \rightarrow(\mathrm{f})$ |
|  | $1 \rightarrow \mathrm{Z}$ |
| Status Affected: | Z |
| Description: | The contents of register ' f ' are |
|  | cleared and the $Z$ bit is set. |


| CLRW | Clear W |
| :--- | :--- |
| Syntax: | $[$ label $]$ CLRW |
| Operands: | none |
| Operation: | $00 \mathrm{~h} \rightarrow(\mathrm{~W})$ <br>  <br>  <br> Status Affected: <br> Description: |
|  | Z |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


| CALLW | Subroutine Call With W |
| :---: | :---: |
| Syntax: | [label] CALLW |
| Operands: | none |
| Operation: | $\begin{aligned} & (\mathrm{PC})+1 \rightarrow \mathrm{TOS}, \\ & (\mathrm{~W}) \rightarrow \mathrm{PC}[7: 0], \\ & (\mathrm{PCLATH}[6: 0]) \rightarrow \mathrm{PC}[14: 8] \end{aligned}$ |
| Status Affected: | None |
| Description: | Subroutine call with W. First, the return address $(P C+1)$ is pushed onto the return stack. Then, the contents of $W$ is loaded into $\mathrm{PC}<7: 0>$, and the contents of PCLATH into $\mathrm{PC}<14: 8>$. CALLW is a two-cycle instruction. |


| CLRWDT | Clear Watchdog Timer |
| :--- | :--- |
| Syntax: | $[$ label] CLRWDT |
| Operands: | none |
| Operation: | $00 \mathrm{~h} \rightarrow$ WDT |
|  | $0 \rightarrow$ WDT prescaler |
|  | $1 \rightarrow /$ TO |
|  | $1 \rightarrow /$ PD |
| Status Affected: | /TO and /PD |
| Description: | CLRWDT instruction resets the |
|  | Watchdog Timer and its <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  Prescaler.Status bits /TO and both set. |


| COMR | Complement $f$ |
| :--- | :--- |
| Syntax: | $[$ label $]$ COMR $f, \mathrm{~d}$ |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |

Operation: $\quad(\bar{f}) \rightarrow$ (destination register)
Status Affected: Z
Description: The contents of register ' $f$ ' are complemented. If ' $d$ ' is ' 0 ', the result is stored in W. If ' $d$ ' is ' 1 ', the result is stored back in register ' $f$ '.

| DECR | Decrement $f$ |
| :--- | :--- |
| Syntax: | [label] DECR $f, d$ |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (f)-1 $\rightarrow$ (destination register) |
| Status Affected: | $Z$ |
| Description: | Decrement register ' $f$ '. If ' $d$ ' is ' 0 ', |
|  | the result is stored in the $W$ |
|  | register. If ' $d$ ' is ' 1 ', the result is |
|  | stored back in register ' $f$ '. |


| DECRSZ | Decrement f , Skip if 0 |
| :---: | :---: |
| Syntax: | [label]DECRSZ f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (f) $-1 \rightarrow$ (destination register); <br> skip if result $=0$ |
| Status Affected: | None |
| Description: | The contents of register ' $f$ ' are decremented. If ' $d$ ' is ' 0 ', the result is placed in the W register. If ' $d$ ' is ' 1 ', the result is placed back in register ' $f$ '. If the result is ' 1 ', the next instruction is executed. If the result is ' 0 ', then a NOP is executed instead, making it a 2-cycle instruction. |


| LJUMP | Long JUMP Address |
| :---: | :---: |
| Syntax: | [label] LJUMP k |
| Operands: | $0 \leq k \leq 2047$ |
| Operation: | $\mathrm{k} \rightarrow \mathrm{PC}$ [10:0] |
|  | PCLATH[4:3] $\rightarrow$ PC[12:11] |
| Status Affected: | None |
| Description: | LJUMP is an Long JUMP of N instruction. Loads bits[10:0] of the PC with an 11-bit immediate value. The upper bits of the PC are loaded from PCLATH[4:3]. <br> LJUMP is a 2-cycle instruction. |


| INCR | Increment f |
| :--- | :--- |
| Syntax: | $[$ label $]$ INCR f,d |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (f) $+1 \rightarrow$ (destination register) |
| Status Affected: | $Z$ |
| Description: | The contents of register ' $f$ ' are |
|  | incremented. If ' $d$ ' is ' 0 ', the |
|  | result is placed in the W register. <br> If ' $d$ ' is ' 1 ', the result is placed <br> back in register ' $f$ '. |


| INCRSZ | Increment f, Skip if 0 |
| :---: | :---: |
| Syntax: | [label] INCRSZ f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | $\begin{aligned} & \text { (f) })+1 \rightarrow \text { (destination register) } \\ & \text { result=0 skip } \end{aligned}$ |
| Status Affected: | None |
| Description: | The contents of register ' $f$ ' are incremented. If ' $d$ ' is ' 0 ', the result is placed in the W register. If ' $d$ ' is ' 1 ', the result is placed back in register ' $f$ '. If the result is ' 1 ', the next instruction is executed. If the result is ' 0 ', a NOP is executed instead, making it a 2-cycle instruction.. |


| IORWR | Inclusive OR W with $f$ |
| :--- | :--- |
| Syntax: | $[$ label $]$ IORWR f,d |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (W).OR.(f) $\rightarrow$ (destination |

Status Affected: Z
Description: Inclusive OR the W register with register ' $f$ '. If ' $d$ ' is ' 0 ', the result is placed in the W register. If ' $d$ ' is ' 1 ', the result is placed back in register ' f '.

| LSLF | Logical Left Shift |
| :--- | :--- |
| Syntax: | $[$ label $\operatorname{LSLF~f~}\{, \mathrm{d}\}$ |
| Operands: | $0 \leq \mathrm{f} \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | $(\mathrm{f}[7]) \rightarrow \mathrm{C}$ |
|  | $(\mathrm{f}[6: 0]) \rightarrow \operatorname{dest}[7: 1]$ |
|  | $0 \rightarrow \operatorname{dest}[0]$ |

Status Affected: C and Z
Description: The contents of register ' $f$ ' are shifted one bit to the left through the Carry flag. A ' 0 ' is shifted into the LSb. If ' $d$ ' is ' 0 ', the result is placed in $W$. If ' $d$ ' is ' 1 ', the result is stored back in register ' f '.


IORWI
Inclusive OR immediate with W
Syntax [label] IORWI k
Operands: $0 \leq k \leq 255$
Operation: $\quad(W) . O R . k \rightarrow(W)$
Status Affected: Z
Description: The contents of the W register are OR'ed with the 8-bit immediate ' $k$ '. The result is placed in the W register.

| LSRF | Logical Right Shift |
| :---: | :---: |
| Syntax: | [label] LSRF f , d $\}$ |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | $0 \rightarrow$ destination register[7] <br> $(f[7: 1]) \rightarrow$ destination register[6:0] <br> $(f[0]) \rightarrow C$ |
| Status Affected: | $C$ and $Z$ |
| Description: | The contents of register ' $f$ ' are shifted one bit to the right through the Carry flag. A ' 0 ' is shifted into the MSb. If ' $d$ ' is ' 0 ', the result is placed in $W$. If ' $d$ ' is ' 1 ', the result is stored back in register ' f '. |
|  | $0 \rightarrow$ Register $\mathrm{f} \rightarrow \mathrm{C}$ |
| LDR | Move f |
| Syntax: | [label] LDR f,d |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | (f) $\rightarrow$ (destination register) |
| Status Affected: | Z |
| Description: | The contents of register $f$ is moved to a destination dependent upon the status of $d$. If $d=0$, destination is $W$ register. If $d=1$, the destination is file register $f$ itself. $d=1$ is useful to test a file register since status flag $Z$ is affected. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | LDR FSR, 0 |
|  | After Instruction |
|  | W = value in FSR register |
|  | Z = 1 |



Description: This instruction is used to move data between W and one of the indirect registers(INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing /decrementing it beyond these bounds will cause it to wrap-around.

| MOVWI M | Move INDFn to W |  |
| :---: | :---: | :---: |
| Syntax: | [label] MOVWI ++FSRn [label] MOVWI --FSRn [label] MOVWI FSRn++ [Label] MOVWI FSRn-[label] MOVWI k[FSRn] |  |
| Operands: $\quad \begin{aligned} & \text { n } \\ & \\ & \\ & \\ & \\ & \\ & \\ & -3\end{aligned}$ | $\begin{aligned} & \mathrm{n} \in[0,1] \\ & \mathrm{mm} \in[00,01,10,11] \end{aligned}$ |  |
| Operation: $\begin{array}{ll}\text { W } \\ & \text { V } \\ & \cdot \\ & \cdot \\ & \text { A } \\ & \text { W } \\ & \cdot \\ & \cdot \\ & \\ & \end{array}$ | W $\rightarrow$ INDFn <br> Valid address is <br> - FSR + 1 (prei <br> - FSR - 1 (pred <br> - FSR + k (rela <br> After the Move <br> will be either: <br> - FSR + 1 (all i <br> - FSR - 1 (all d <br> - Unchanged | termine <br> ment) <br> ment) <br> offset) <br> FSR va <br> ments) <br> ments) |
| Status Affected: None |  |  |
| Mode | Syntax | mm |
| Preincrement | ++FSRn | 00 |
| Predecrement | --FSRn | 01 |
| Postincrement | F FSRn++ | 10 |
| Postdecrement | F FSRn-- | 11 |

This instruction is used to move data between W and one of the indirect registers (INDFn).
Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around

| MOVLB | Move Immediate to BSR |
| :---: | :---: |
| Syntax: | [label] MOVLB k |
| Operands: | $0 \leq \mathrm{k} \leq 15$ |
| Operation: | $\mathrm{k} \rightarrow \mathrm{BSR}$ |
| Status Affected: | None |
| Description: | The 5 -bit immediate ' $k$ ' is loaded into the Bank Select Register (BSR). |
| MOVLP | Move Immediate to PCLATH |
| Syntax: | [label] MOVLP k |
| Operands: | $0 \leq k \leq 127$ |
| Operation: | $\mathrm{k} \rightarrow$ PCLATH |
| Status Affected: | None |
| Description: | The seven-bit immediate ' $k$ ' is loaded into the PCLATH register. |
| LDWI | Move Immediate to W |
| Syntax: | [label] MOVLW k |
| Operands: | $0 \leq k \leq 255$ |
| Operation: | $\mathrm{k} \rightarrow(\mathrm{W})$ |
| Status Affected: | None |
| Description: | The eight-bit immediate ' $k$ ' is loaded into W register. The "don't cares" will assemble as '0's. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | LDWI 0x5A |
|  | After Instruction |
|  | $\mathrm{W}=0 \times 5 \mathrm{~A}$ |


| NOP | No operation |
| :--- | :--- |
| Syntax: | $[$ label] NOP |
| Operands: | none |
| Action: | no-op |
| Status Affected: | None |
| Description: | No operation. |
| Words: | 1 |
| Cycles: | 1 |
| Example: |  |

STR
Move W to $f$

| Syntax: | [label] STR f |
| :---: | :---: |
| Operands: | $0 \leq f \leq 127$ |
| Operation: | $(\mathrm{W}) \rightarrow(\mathrm{f})$ |
| Status Affected: | None |
| Description: | Transmit the data of the W register to the register $f$. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | STR OPTION |
|  | Before Instruction |
|  | OPTION = 0xFF |
|  | $\mathrm{W}=0 \times 4 \mathrm{~F}$ |
|  | After Instruction |
|  | OPTION $=0 \times 4 \mathrm{~F}$ |
|  | $\mathrm{W}=0 \times 4 \mathrm{~F}$ |


| RESET | Software Reset |
| :--- | :--- |
| Syntax: | $[$ [label] RESET |
| Operands: | none <br> Execute a device Reset. Resets <br> the nRI flag of the PCON <br> register. |
| Status Affected: | None |
| Description: | This instruction provides a way <br> to execute a hardware Reset by <br> software. |


| RET | Return from Subroutine |
| :--- | :--- |
| Syntax: | $[$ label] RET |
| Operands: | none |
| Operation: | TOS $\rightarrow$ PC |
| Status Affected: | None |
| Description: | Return from subroutine. The <br> stack is POPed and the top of <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> the stack (TOS) is loaded into <br> 2-cycle instruction. |

## RETI

Return from Interrupt

| RLR | Rotate Left f through Carry |
| :---: | :---: |
| Syntax: | [label] RLR f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | See description below |
| Status Affected: | C |
| Description: | The contents of register ' $f$ ' are rotated one bit to the left through the Carry flag. If ' $d$ ' is ' 0 ', the result is placed in the W register If ' $d$ ' is ' 1 ', the result is stored back in register ' $f$ '. |
| Words: | 1 Cycles: 1 |
| Example: | RLF REG1,0 |
|  | Before Instruction: |
|  | REG1 = 11100110 |
|  | $\mathrm{C}=0$ |
|  | After Instruction: |
|  | REG1 = 11100110 |
|  | $W=11001100$ |
|  | $C=1$ |
|  | C Renister $f$ |

## RETW

Return with Immediate in W

| Syntax: | [label] RETW k |
| :---: | :---: |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $\mathrm{k} \rightarrow(\mathrm{W})$; |
|  | TOS $\rightarrow$ PC |
| Status Affected: | None |
| Description: | The W register is loaded with the 8-bit immediate ' $k$ '. The program counter is loaded from the top of the stack (the return address). This is a 2 -cycle instruction. |
| Words: | 1 |
| Cycles: | 2 |

Example:

|  | LCALL TABLE;W contains table |
| :--- | :--- |
|  | $;$ offset value |
| • ;W now has table value |  |
|  | $\bullet$ |
|  | ADDWR PC ;W = Offset |
|  | RETW k1 ;Begin table |
|  | RETW k2 ; |
|  | • |
|  | • |
|  | RETW kn ;End of table |
|  | Before Instruction |
|  | W $=0 \times 07$ |
|  | After Instruction |
|  | W $=$ value of $k 8$ |


| RRR | Rotate Right f through Carry |
| :---: | :---: |
| Syntax: | [label] RRR f,d |
| Operands: | $0 \leq f \leq 127$ |
|  | $d \in[0,1]$ |
| Operation: | See description below |
| Status Affected: | C |
| Description: | The contents of register ' $f$ ' are rotated one bit to the right through the Carry flag. If ' $d$ ' is ' 0 ', the result is placed in the W register. If ' $d$ ' is ' 1 ', the result is placed back in register ' $f$ '. |
| SLEEP | Enter Sleep mode |

Syntax: [label] SLEEP
Operands: none
Operation: $\quad 00 \mathrm{~h} \rightarrow$ WDT,
$0 \rightarrow$ WDT prescaler,
$1 \rightarrow /$ TO,
$0 \rightarrow / P D$
Status Affected: /TO and /PD
Description: The power-down status bit, /PD is cleared. Time-out Status bit, /TO is set. Watchdog Timer and its prescaler are cleared.The processor enter Sleep mode with the oscillator stopped.

| SUBWI | Subtract W from litera |
| :--- | :--- |
| Syntax: | $[$ label SUBWI k |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $\mathrm{k}-(\mathrm{W}) \rightarrow(\mathrm{W})$ |
| Status Affected: | $\mathrm{C}, \mathrm{DC}$, and Z |
| Description: | The W register is subtracted (2's |
|  | complement method) from the |
|  | 8-bit immediate ' $k$ '. The result is |
|  | placed in the W register. |


| $C=0$ | $W>k$ |
| :--- | :--- |
| $C=1$ | $W \leq k$ |
| $D C=0$ | $W[3: 0]>k[3: 0]$ |
| $D C=1$ | $W[3: 0] \leq k[3: 0]$ |


| SUBWFB | Subtract W from f with Borrow |
| :--- | :--- |
| Syntax: | SUBWFB $f\{, d\}$ |
| Operands: | $0 \leq f \leq 127$ <br> $d \in[0,1]$ |
| Operation: | (f)-(W)-(/B) $\rightarrow$ destination <br> register |
| Status Affected: | C, DC, and $Z$ |
| Description: | Subtract $W$ and the BORROW <br> flag (CARRY) from register ' $f$ ' <br> (2's complement method). If ' $d$ ' <br> is ' 0 ', the result is stored in $W$. If |
|  | ' $d$ ' is ' 1 ', the result is stored back <br> in register ' $f$ '. |
|  | Swap two half bytes in $f$ |

Syntax
Operands:

Operation:

Status Affected:
Description:
[label] SWAPR f,d
$0 \leq f \leq 127$
$d \in[0,1]$
Operation: $\quad(f[3: 0]) \rightarrow($ destination[7:4]),
(f[7:4]) $\rightarrow$ (destination[3:0])
None
The upper and lower half bytes of register ' $f$ ' are exchanged. If ' $d$ ' is ' 0 ', the result is placed in the $W$ register. If ' $d$ ' is ' 1 ', the result is placed in register ' $f$ '.

Syntax: [label] XORWI k
Operands: $\quad 0 \leq k \leq 255$
Operation: $\quad(W) . X O R . k \rightarrow(W)$
Status Affected: Z
Description:

Exclusive OR the contents of the W register with register ' $f$ '. If ' $d$ ' is ' 0 ', the result is stored in the W register. If ' $d$ ' is ' 1 ', the result is stored back in register 'f'.

| SUBWR | Subtract W from f |
| :---: | :---: |
| Syntax: | [label] SUBWR f,d |
| Operands: | $\begin{aligned} & 0 \leq f \leq 127 \\ & d \in[0,1] \end{aligned}$ |
| Operation: | (f)-(W) $\rightarrow$ (destination register) |
| Status Affected: | C, DC, and Z |
| Description: | Subtract (2's complement method) W register from register ' $f$ '. If ' $d$ ' is ' 0 ', the result is stored in the $W$ register. If ' $d$ ' is ' 1 ', the result's stored back in register ' f . |


| $C=0$ | $W>f$ |
| :--- | :--- |
| $C=1$ | $W \leq f$ |
| $D C=0$ | $W[3: 0]>f[3: 0]$ |
| $D C=1$ | $W[3: 0] \leq f[3: 0]$ |



## 19. ELECTRICAL SPECIFICATIONS

### 19.1. Limit Parameters

| Operation tempe | -40- ${ }^{+} 85^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operation temperature Grade 2 | $40-{ }^{+} 105^{\circ} \mathrm{C}$ |
| Operation temperature Grade 1. | $40-{ }^{+} 125^{\circ} \mathrm{C}$ |
| Storage temperature. | -40- ${ }^{+} 125^{\circ} \mathrm{C}$ |
| Junction operation temperature ( Tj ) | -40- ${ }^{+} 150{ }^{\circ} \mathrm{C}$ |
| Power supply voltage. | $3 \mathrm{~V}-\mathrm{V}_{S S}+6.0 \mathrm{~V}$ |
| PAD input voltage.. | $3 \mathrm{~V}-\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |

Notes:

1. Stresses above "Limit Parameters" may cause permanent damages to the device.
2. All characterizations are at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9-5.5 \mathrm{~V}$ unless otherwise stated.
3. Values and ranges indicated are from characterizations, and are not indicative of the final shipping criteria.
4. Prodution test are at $25^{\circ} \mathrm{C}$ unless otherwise stated. Performance at temperature outside of above operation temperature are not guaranteed as high temperature screening is not part of normal production procedure.
5. Typical unstressed memory data retention @ $150^{\circ} \mathrm{C}>10$ years.

### 19.2. Operation Characteristics

| Parameters |  | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fsys (SysClk) | $\begin{gathered} 1 \mathrm{~T} / \\ 2 \mathrm{~T} / 4 \mathrm{~T} \end{gathered}$ | - | - | 8 | MHz | $\begin{aligned} & \hline-40-{ }^{+} 85^{\circ} \mathrm{C}, \\ & V_{D D}=1.9-5.5 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | 16 | MHz | $\begin{aligned} & -40-{ }^{+} 85^{\circ} \mathrm{C}, \\ & V_{D D}=2.7-5.5 \mathrm{~V} \end{aligned}$ |
| Instruction Cycle <br> ( $\mathrm{T}_{\text {INSTRCLK }}$ | 1 T | - | 62.5 | - | ns | SysClk $=$ HIRC |
|  | 2 T | - | 125 | - | ns |  |
|  | 4T | - | 250 | - | ns |  |
|  | 1 T | - | 30.5 | - | $\mu \mathrm{s}$ | SysClk $=$ LIRC |
|  | 2 T | - | 61 | - | $\mu \mathrm{s}$ |  |
|  | 4T | - | 122 | - | $\mu \mathrm{s}$ |  |
| Power-On-Reset hold time (T $\mathrm{DRH}_{\text {) }}$ |  | - | - | - | - | $25^{\circ} \mathrm{C}$, PWRT disable |
| Ext. Reset pulse width ( $\mathrm{T}_{\text {MCLRB }}$ ) |  | 2000 | - | - | - | $25^{\circ} \mathrm{C}$ |
| WDT period ( $\mathrm{T}_{\text {WDT }}$ ) |  | - | 1 | - | - | No prescaler, WDTPS[3:0]=0000 |

19.3. POR , LVR, LVD

Power-On Reset (POR)

| Parameters | Min | Typical | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\text {POR }}$ Operating Current | - | 0.14 | - | $\mu \mathrm{A}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {POR }}$ | - | 1.65 | - | V | $25^{\circ} \mathrm{C}$ |

## Low Voltage Reset (LVR)

| Parameters | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LVR }}$ Operating Current | - | 15.2 | - | $\mu \mathrm{A}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {LVR }}$, LVR threshold | 1.94 | 2.0 | 2.06 | V | $25^{\circ} \mathrm{C}$ |
|  | 2.13 | 2.2 | 2.27 |  |  |
|  | 2.42 | 2.5 | 2.58 |  |  |
|  | 2.72 | 2.8 | 2.88 |  |  |
|  | 3.01 | 3.1 | 3.19 |  |  |
|  | 3.49 | 3.6 | 3.71 |  |  |
|  | 3.98 | 4.1 | 4.22 |  |  |
| LVR delay | 94 | - | 125 | $\mu \mathrm{s}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9-5.5 \mathrm{~V}$ |

Low Voltage Detection (LVD)

| Parameters | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {Lvo }}$ Operating Current | - | 21.5 | - | $\mu \mathrm{A}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |
| $\mathrm{V}_{\text {LVD }}$, LVD threshold | 1.94 | 2.0 | 2.06 | V | $25^{\circ} \mathrm{C}$ |
|  | 2.33 | 2.4 | 2.47 |  |  |
|  | 2.72 | 2.8 | 2.88 |  |  |
|  | 2.91 | 3.0 | 3.09 |  |  |
|  | 3.49 | 3.6 | 3.71 |  |  |
|  | 3.88 | 4.0 | 4.12 |  |  |
| LVD delay | 94 | - | 125 | $\mu \mathrm{s}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9-5.5 \mathrm{~V}$ |

19.4. I/O PORTS

| Parameters |  | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ |  | 0 | - | $0.3 * V_{\text {D }}$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 * V_{\text {DD }}$ | - | $V_{D D}$ | V |  |
| Leakage current |  | -1 | - | 1 | $\mu \mathrm{A}$ | $V_{D D}=5 \mathrm{~V}$ |
| Source Current | L0 | - | -2 | - | mA | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\text {OH }}=4.5 \mathrm{~V}$ |
|  | L1 | - | -4 | - |  |  |
|  | L2 | - | -14 | - |  |  |
|  | L3 | - | -26 | - |  |  |
| Sink Current | L0 | - | 53 | - | mA | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.5 \mathrm{~V}$ |
|  | L1 | - | 62 | - |  |  |
| Pull-Up resistor |  | - | 21 | - | k $\Omega$ |  |
| Pull-Down resistor |  | - | 21 | - | k $\Omega$ |  |

19.5. Operating Current ( $I_{D D}$ )

| parameter | Sysclk | Typical value @ $\mathrm{V}_{\mathrm{DD}}$ |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2.0V | 3.0V | 5.5 V |  |
| Normal mode (1T) - $\mathrm{I}_{\mathrm{DD}}$ | 16 MHz | - | 4.143 | 4.402 | mA |
|  | 8 MHz | 1.897 | 2.648 | 2.808 |  |
|  | 4 MHz | 1.293 | 1.887 | 1.981 |  |
|  | 2MHz | 0.871 | 1.130 | 1.183 |  |
|  | 1MHz | 0.561 | 0.727 | 0.755 |  |
|  | 32 kHz | 0.036 | 0.051 | 0.054 |  |
| Normal mode (2T) - $\mathrm{I}_{\mathrm{D}}$ | 16 MHz | 2.170 | 3.000 | 3.181 | mA |
|  | 8 MHz | 1.435 | 2.074 | 2.169 |  |
|  | 4 MHz | 0.947 | 1.224 | 1.284 |  |
|  | 2 MHz | 0.596 | 0.778 | 0.810 |  |
|  | 1 MHz | 0.420 | 0.560 | 0.581 |  |
|  | 32 kHz | 0.032 | 0.046 | 0.048 |  |
| Sleep mode (WDT OFF, LVR OFF) , ISB | - | 0.087 | 0.136 | 0.240 | $\mu \mathrm{A}$ |
| Sleep mode (WDT ON, LVR OFF) | 32 kHz | 1.294 | 2.420 | 2.854 |  |
| Sleep mode (WDT OFFLVR ON) | - | 11.257 | 15.318 | 20.777 |  |
| Sleep mode (WDT ON, LVR ON) | 32 kHz | 12.457 | 17.551 | 23.240 |  |
| Sleep mode (WDT OFF, LVR OFF, LVD ON) | - | 17.793 | 21.672 | 27.133 |  |

Note: Test conditions for ISB in sleep mode with all I/Os set to input mode and external pull-down to GND.

### 19.6. Internal Oscillators

## Internal Low Frequency Oscillator (LIRC)

LIRC is set at 32 kHz during measurement (LFMOD=0).

| Parameters | Min | Typical | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Range | 30.4 | 32 | 33.6 | kHz | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| temperature dependence | $-2.0 \%$ | - | $2.0 \%$ | - | $-40-{ }^{+} 85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| supply voltage variation | $-4.5 \%$ | - | $1.0 \%$ | - | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9 \sim 5.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LIRC }}$ Operating Current | - | 1.3 | - | $\mu \mathrm{A}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
| Start up Time | - | 4.6 | - | $\mu \mathrm{s}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |

## Internal High Frequency Oscillator (HIRC)

| Parameters | Min | Typical | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Range | 15.84 | 16 | 16.16 | MHz | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| temperature dependence | $-2.0 \%$ | - | $2.0 \%$ | - | $-40-{ }^{+} 85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |
| supply voltage variation | $-0.5 \%$ | - | $0.5 \%$ | - | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9 \sim 5.5 \mathrm{~V}$ |
| $\mathrm{I}_{\text {HIRC }}$ Operating Current | - | 40 | - | $\mu \mathrm{A}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
| Start up time | - | 2.5 | - | $\mu \mathrm{s}$ | $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |

### 19.7. ADC (12bit) and ADC VREF

ADC (12bit)

| Parameters | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V |  |
| Operating Current IVDD | - | 630 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}+=\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ |
|  | - | 750 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}+=\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  | - | 1350 | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {REF }}+=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
| Analog input voltage $\mathrm{V}_{\text {AIN }}$ | $\mathrm{V}_{\text {REF }}{ }^{-}$ | - | $\mathrm{V}_{\text {REF }}+$ | V |  |
| External Reference Voltage $\mathrm{V}_{\text {REF }}$ | - | - | VDD | V |  |
| Resolution | - | - | 12 | bit |  |
| Integral error $\mathrm{E}_{\mathrm{IL}}$ | - | $\pm 1.5$ | - | LSB | $\begin{aligned} & V_{\text {REF }+}=V_{D D}=5.0 \mathrm{~V}, \\ & V_{\text {REF- }}=G N D, \\ & F_{\text {ADCLK }}=250 \mathrm{kHz} \end{aligned}$ |
| Differential error $\mathrm{E}_{\mathrm{DL}}$ | - | $\pm 1.5$ | - | LSB |  |
| Offset error E ${ }_{\text {OFF }}$ | - | $\pm 1.0$ | - | LSB | $\begin{aligned} & \mathrm{V}_{\text {REF }+}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {REF- }-}=\mathrm{GND}, \end{aligned}$ <br> Software calibrated , $F_{\text {ADCLK }}=250 \mathrm{kHz}$ |
| Gain error $\mathrm{E}_{\mathrm{GN}}$ | - | $\pm 2.0$ | - | LSB |  |
| Conversion clock cycle $\mathrm{T}_{\text {AD }}$ | - | 0.5 | - | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {REFP }}>3.0 \mathrm{~V}, \mathrm{~V}$ DD $>3.0 \mathrm{~V}$ |
| Conversion clock cycles | - | 18 | - | $\mathrm{T}_{\text {AD }}$ |  |
| Settling time ( $\mathrm{T}_{\text {ST }}$ ) | - | 15 | - | $\mu \mathrm{s}$ |  |
| Sample time ( $\mathrm{T}_{\mathrm{ACQ}}$ ) | - | $\geq 0.5$ | - | $\mu \mathrm{s}$ |  |
| Analog Voltage Source Impedance (ZAI) | - | - | 10 | k $\Omega$ | (recommend) |

## Differential Error DNL

| Typical DNL Error (LSB) @ $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~F}_{\text {BEFF }}$ | 0.5 | 2 | 3 | $\mathrm{~V}_{\mathrm{DD}}$ |
| $\leq 500 \mathrm{kHz}$ | $\pm 3.0$ | $\pm 2.0$ | $\pm 2.0$ | $\pm 1.5$ |
| 1 MHz | $\pm 3.0$ | $\pm 2.5$ | $\pm 2.0$ | $\pm 1.5$ |
| 2 MHz | $\pm 4.0$ | $\pm 3.0$ | $\pm 2.0$ | $\pm 1.5$ |
| 4 MHz | $\pm 5.5$ | $\pm 3.0$ | $\pm 2.5$ | $\pm 2.0$ |
| 8 MHz | - | - | - | $\pm 2.0$ |

Integral Error INL

| Typical INL Error (LSB) @ $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~F}_{\text {ADCLK }}$ | 0.5 | 2 | 3 | $\mathrm{~V}_{\text {DD }}$ |
| $\leq 500 \mathrm{kHz}$ | $\pm 9.0$ | $\pm 3.0$ | $\pm 2.0$ | $\pm 1.5$ |
| 1 MHz | $\pm 9.0$ | $\pm 3.0$ | $\pm 2.5$ | $\pm 2.0$ |
| 2 MHz | $\pm 9.5$ | $\pm 3.0$ | $\pm 2.5$ | $\pm 2.0$ |
| 4 MHz | $\pm 10.0$ | $\pm 3.5$ | $\pm 2.5$ | $\pm 2.0$ |
| 8 MHz | - | - | - | $\pm 2.5$ |

Note: When the internal reference voltage $\mathrm{V}_{\text {ADC-REF }}=0.5 \mathrm{~V}$ is selected, $\mathrm{F}_{\text {ADCLK }}=32 \mathrm{kHz}$ is recommended, at this time DNL is $\pm 2.5 \mathrm{LSB}$, INL is $\pm 8.5 \mathrm{LSB}$, the offset error is $\pm 2.0 \mathrm{LSB}$; if $\mathrm{F}_{\mathrm{ADCLK}}=250 \mathrm{kHz}$, its offset error is $\pm 9.0$ LSB.

ADC $V_{\text {REF }}$

| Parameters |  | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal reference voltage $V_{\text {ADC-REF }}$ | $\mathrm{V}_{\text {ADC-REF }}=0.5 \mathrm{~V}$ | 0.492 | 0.5 | 0.508 | V |  |
|  | $\mathrm{V}_{\text {ADC-REF }}=2.0 \mathrm{~V}$ | 1.990 | 2 | 2.010 | V |  |
|  | $\mathrm{V}_{\text {ADC-REF }}=3.0 \mathrm{~V}$ | 2.985 | 3 | 3.015 | V |  |
| Settling time $T_{\text {VRINT }}$ | $\mathrm{V}_{\text {ADC-REF }}=0.5 \mathrm{~V}$ | - | 400 | - | $\mu \mathrm{s}$ |  |
|  |  | - | 600 | - | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {EXT }}=1 \mu \mathrm{~F}$ |
|  | $\mathrm{V}_{\text {ADC-REF }}=2.0 \mathrm{~V}$ | - | 450 | - | $\mu \mathrm{s}$ |  |
|  |  | - | 800 | - | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {EXT }}=1 \mu \mathrm{~F}$ |
|  | $\mathrm{V}_{\text {ADC-REF }}=3.0 \mathrm{~V}$ | - | 450 | - | $\mu \mathrm{s}$ |  |
|  |  | - | 1200 | - | $\mu \mathrm{s}$ | $\mathrm{C}_{\text {EXT }}=1 \mu \mathrm{~F}$ |

Note:

1. Typical values are tested at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, unless otherwise noted.
2. $\quad \mathrm{C}_{\mathrm{EXT}}$ is the external capacitor connected to the internal reference voltage $\mathrm{V}_{\text {ADC-REF }}$ (when ADPREF or ADNREF is configured to 10, see Table 11-3).
19.8. Program and Data EEPROM

| Parameters |  | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {doread }}$ | Program/Data EE read voltage | $\mathrm{V}_{\text {POR }}$ | - | 5.5 | V | $-40-85 / 105^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {DD-WRITE }}$ | Program EE write voltage | 2.7 | - | 5.5 | V | $-40-85 / 105^{\circ} \mathrm{C}$ |
|  | Data EE write voltage | 1.9 | - | 5.5 |  |  |
| $\mathrm{N}_{\text {END }}$ | Program EE erase/write cycles | 100k | - | - | cycle | $25^{\circ} \mathrm{C}$ |
|  |  | 40k | - | - |  | $85^{\circ} \mathrm{C}$ |
|  |  | 10k | - | - |  | $105^{\circ} \mathrm{C}$ |
|  | Data EE erase/write cycles | 1,000k | - | - |  | $25^{\circ} \mathrm{C}$ |
|  |  | 400k | - | - |  | $85^{\circ} \mathrm{C}$ |
|  |  | 100k | - | - |  | $105^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {RET }}$ | Program EE data retention | 20 | - | - | year | After 1 k cycles @ $85^{\circ} \mathrm{C}$ |
|  |  | 10 | - | - |  | After 1k cycles @ $105^{\circ} \mathrm{C}$ |
|  | Data EE data retention | 20 | - | - |  | After 10 k cycles @ $85^{\circ} \mathrm{C}$ |
|  |  | 10 | - | - |  | After 10k cycles @ $105^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {WRITE }}$ | Data EE write time | - | 4.0 | - | ms | Auto-Erase enable |
|  |  | - | 2.0 | - |  | Auto-Erase disable |
| $\mathrm{I}_{\text {Prog }}$ | Data EE programming current | - | 700 | - | $\mu \mathrm{A}$ | $\begin{aligned} & 25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}, \\ & 16 \mathrm{MHz} / 1 \mathrm{~T} \end{aligned}$ |
|  |  | - | 500 | - |  | $\begin{aligned} & 25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}, \\ & 16 \mathrm{MHz} / 2 \mathrm{~T} \end{aligned}$ |

### 19.9. EMC characteristics

ESD

| Parameters |  | Min | Typical | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\text {ESD }}$ | HBM | 8000 | - | - | V | MIL-STD-883H Method 3015.8 |
| $\mathrm{V}_{\text {ESD }}$ | MM | 400 | - | - | V | JESD22-A115 |

## Latch-up

| Parameters | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LU, static latch-up | 200 | - | - | mA | EIA/JESD78 |

## EFT

| Parameters | Min | Typical | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{EFT}}$ | 5.5 | - | - | kV | $\mathrm{V}_{\mathrm{DD}}(5 \mathrm{~V})$ and GND: $1 \mu \mathrm{~F}$ |

## 20. Characterization Graphs

Note: The characterization graphs are based on the feature values and are for reference only and have not been tested in production.


Figure 20-1 HIRC vs. $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 20-2 LIRC vs. $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 20-3 $\mathrm{I}_{\mathrm{DD}}$ vs Frequency $\left(1 \mathrm{~T}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 20-4 $\mathrm{I}_{\mathrm{DD}}$ vs Freq $\left(2 \mathrm{~T}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$


Figure 20-5 Sleep Current ( $\mathrm{I}_{\mathrm{SB}}$ vs. Temperature


Figure 20-6 $\mathrm{I}_{\mathrm{OH}} \mathrm{vs} \mathrm{V}_{\mathrm{OH}} @ L 0=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 20-7 $\mathrm{I}_{\mathrm{OH}} \mathrm{vs} \mathrm{V}_{\mathrm{OH}} @ \mathrm{~L} 1=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 20-8 $\mathrm{I}_{\mathrm{OH}}$ vs $\mathrm{V}_{\mathrm{OH}} @ L 2=-14 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 20-9 $\mathrm{I}_{\mathrm{OH}} \mathrm{vs} \mathrm{V}_{\mathrm{OH}} @ L 3=-26 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 20-10 $\mathrm{l}_{\mathrm{O},} \mathrm{Vs} \mathrm{V}_{\mathrm{O}} @ L 0=53 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$


Figure 20-11 $\mathrm{I}_{\mathrm{OL}}$ vs $\mathrm{V}_{\mathrm{OL}} @ L 01=62 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$

## 21. PACKAGING INFORMATION

The device is available in SOP16, TSSOP20, SOP20, SOP24, TSSOP24, SOP28 and LQFP32 packages. The specific package size information is shown below:

## SOP16



| Symbol | Dimensions (mm) |  | Dimensions (inches) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 1.750 | - | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.250 | 1.550 | 0.049 | 0.061 |
| A3 | 0.550 | 0.750 | 0.022 | 0.030 |
| D | 9.800 | 10.160 | 0.386 | 0.400 |
| E | 5.800 | 6.200 | 0.228 | 0.244 |
| E1 | 3.800 | 4.000 | 0.150 | 0.157 |
| b | 0.310 | 0.510 | 0.012 | 0.020 |
| e | 1.270(BSC) |  | 0.050(BSC) |  |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| L1 | 1.04(REF) |  | 0.04(REF) |  |
| L2 | 0.25(BSC) |  | 0.01(BSC) |  |

## TSSOP20



SECTION B-B


| Symbol | Dimensions (mm) |  | Dimensions (inches) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 1.20 | - | 0.047 |
| A1 | 0.05 | 0.15 | 0.002 | 0.006 |
| A2 | 0.80 | 1.05 | 0.031 | 0.041 |
| A3 | 0.39 | 0.49 | 0.015 | 0.019 |
| b | 0.20 | 0.28 | 0.008 | 0.011 |
| b1 | 0.19 | 0.25 | 0.007 | 0.010 |
| c | 0.13 | 0.17 | 0.005 | 0.007 |
| c1 | 0.12 | 0.14 | 0.005 | 0.006 |
| D | 6.40 | 6.60 | 0.252 | 0.260 |
| E1 | 4.30 | 4.50 | 0.169 | 0.177 |
| E | 6.20 | 6.60 | 0.244 | 0.259 |
| e | 0.65 (BSC) |  | 0.026 (BSC) |  |
| L | 0.45 | 0.75 | 0.018 | 0.030 |
| L1 | 1.00REF |  | 0.039REF |  |
| $\theta$ | 0 | $8^{\circ}$ | 0 | $8^{\circ}$ |

## SOP20



| Symbol | Dimensions (mm) |  | Dimensions (inches) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 2.350 | 2.650 | 0.093 | 0.104 |
| A1 | 0.100 | 0.300 | 0.004 | 0.012 |
| A2 | 2.100 | 2.500 | 0.083 | 0.098 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| C | 0.204 | 0.330 | 0.008 | 0.013 |
| D | 12.520 | 13.000 | 0.493 | 0.512 |
| E | 7.400 | 7.600 | 0.291 | 0.299 |
| E1 | 10.210 | 10.610 | 0.402 | 0.418 |
| e | 1.270 (BSC) |  | 0.050 (BSC) |  |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## SOP24



| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | 2.36 | 2.54 | 2.64 |
| A1 | 0.10 | 0.20 | 0.30 |
| A2 | 2.26 | 2.30 | 2.35 |
| A3 | 0.97 | 1.02 | 1.07 |
| b | 0.39 | - | 0.47 |
| b1 | 0.38 | 0.41 | 0.44 |
| c | 0.25 | - | 0.29 |
| c1 | 0.24 | 0.25 | 0.26 |
| D | 15.30 | 15.40 | 15.50 |
| E | 10.10 | 10.30 | 10.50 |
| E1 | 7.40 | 7.50 | 7.60 |
| e | 1.27BSC |  |  |
| L | 0.70 | - | 1.00 |
| L1 |  | 1.40REF |  |
| h | 0.25 | - | 0.75 |
| $\theta$ | 0 | - | $8^{\circ}$ |

## TSSOP24



| Symbol | Dimensions (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 1.20 |
| A1 | 0.05 | - | 0.15 |
| A2 | 0.80 | 1.00 | 1.05 |
| A3 | 0.39 | 0.44 | 0.49 |
| b | 0.20 | - | 0.29 |
| b1 | 0.19 | 0.22 | 0.25 |
| c | 0.13 | - | 0.18 |
| c1 | 0.12 | 0.13 | 0.14 |
| D | 7.70 | 7.80 | 7.90 |
| E | 6.20 | 6.40 | 6.60 |
| E1 | 4.30 | 4.40 | 4.50 |
| e | 0.65 BSC |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 1.00BSC |  |  |
| $\theta$ | 0 | - | $8^{\circ}$ |

## SOP28



| Symbol | Dimensions (mm) |  | Dimensions (inches) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 2.65 | - | 0.104 |
| A1 | 0.10 | 0.30 | 0.004 | 0.012 |
| A2 | 2.25 | 2.35 | 0.089 | 0.093 |
| A3 | 0.97 | 1.07 | 0.038 | 0.042 |
| b | 0.39 | 0.47 | 0.015 | 0.019 |
| b1 | 0.38 | 0.44 | 0.015 | 0.017 |
| c | 0.25 | 0.29 | 0.010 | 0.011 |
| c1 | 0.24 | 0.26 | 0.009 | 0.010 |
| D | 17.90 | 18.10 | 0.704 | 0.712 |
| E | 10.10 | 10.50 | 0.397 | 0.413 |
| E1 | 7.40 | 7.60 | 0.290 | 0.299 |
| e | 1.27 (BSC) |  | 0.05 (BSC) |  |
| L | 0.70 | 1.00 | 0.027 | 0.039 |
| L1 | 1.40REF |  | 0.055REF |  |
| $\theta$ | 0 | $8^{\circ}$ | 0 | $8^{\circ}$ |

## LQFP32



- DETAIL: F


WITH PLATING
SECTION B-B

| Symbol | Dimensions (mm) |  | Dimensions (inches) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | - | 1.60 | - | 0.063 |
| A1 | 0.05 | 0.15 | 0.002 | 0.006 |
| A2 | 1.35 | 1.45 | 0.053 | 0.057 |
| A3 | 0.59 | 0.69 | 0.023 | 0.027 |
| b | 0.33 | 0.41 | 0.013 | 0.016 |
| b1 | 0.32 | 0.38 | 0.013 | 0.015 |
| c | 0.13 | 0.17 | 0.005 | 0.006 |
| c1 | 0.12 | 0.14 | 0.005 | 0.006 |
| D | 8.80 | 9.20 | 0.346 | 0.362 |
| D1 | 6.90 | 7.10 | 0.272 | 0.280 |
| E | 8.80 | 9.20 | 0.346 | 0.362 |
| E1 | 6.90 | 7.10 | 0.272 | 0.280 |
| eB | 8.10 | 8.25 | 0.319 | 0.324 |
| e | 0.80 (BSC) |  | 0.031 (BSC) |  |
| L | 0.45 | 0.75 | 0.018 | 0.030 |
| L1 | 1.00REF |  | 0.039REF |  |
| $\theta$ | 0 | $7^{\circ}$ | 0 | $7^{\circ}$ |

## 22. Appendix : Register Types

| Abbr. | Description | Illustration |
| :---: | :--- | :--- |
| WO | Write Only, read "0" | Write only, read as 0 |
| RO | Read Only | Read only |
| RW | Read, Write | Readable, writable |
| RW0 | Read, Write "0" only | Readable, only write 0, write 1 is <br> invalid |
| RW1 | Read, Write "1" only | Readable, only write 1, write 0 is <br> invalid |
| R_W1C | Read, Cleared by Writing "1" | Readable, write 1 to clear, and <br> writing '0' has no effect on the bit |
| Res | Reserved, read "0" | Reserved bit, read only, read as 0 |

## Contact Information

## Fremont Micro Devices Corporation

\#5-8, 10/F, Changhong Building
Ke-Ji Nan 12 Road, Nanshan District, Shenzhen, Guangdong, PRC 518057

Tel: (+86 755) 86117811
Fax: (+86 755) 86117810

## Fremont Micro Devices (HK) Limited

\#16, 16/F, Block B, Veristrong Industrial Centre, 34-36 Au Pui Wan Street, Fotan, Shatin, Hong Kong SAR

Tel: (+852) 27811186
Fax: (+852) 27811144
http://www.fremontmicro.com

[^38]
[^0]:    1 When the TOUCH module is enabled, the pin 8 (PC7/KEY16) cannot be used by users, that is, pin 8 cannot be wired on the user's PCB or connect to any other device.

[^1]:    ${ }^{2}$ When the TOUCH module is enabled, the pin 16 (PC7/KEY16) cannot be used by users, that is, pin 16 cannot be wired on the user's PCB or connect to any other device.

[^2]:    1 Pin remapping selection.

[^3]:    ${ }^{2}$ Write ' 1 ' to clear, and writing ' 0 ' has no effect on the bit value. It is recommended to only use the STR and MOVWI instructions for write operations, rather than the BSR or IOR instructions .

[^4]:    1 This bit will not be cleared when a Brown-out Reset occurs. Other resets will clear this bit .

[^5]:    2 Write '0' to clear, and writing ' 1 ' has no effect on the bit value.
    3 Only ' 1 ' can be written, and writing ' 0 ' has no effect on the bit value..

[^6]:    1 Write ' 1 ' to clear, and writing ' 0 ' has no effect on the bit value. It is recommended that only STR and MOVWI instructions be used for write operations, not BSR or IOR instructions.

[^7]:    ${ }^{2} 256 \mathrm{kHz}$ LIRC is used only for ADC only (see ADCS and LFMOD, Table 11-3).
    3 Sysclk source (MCKCF $=0000$ ), PWRT, LIRC and HIRC cross-calibration, FSCM, WDT (WCKSRC $=00$ ), Timer1 (T1CKSRC = 101), Timer2 (T2CKSRC = 101), and clock output (CCOSEL $=010$ ) use the 8 -frequency division of LIRC ,i.e. 32 kHz , regardless of the value of LFMOD.

[^8]:    4 Write ' 1 ' to clear, and writing ' 0 ' has no effect on the bit value. It is recommended that only STR and MOVWI instructions be used for write operations, not BSR or IOR instructions.

[^9]:    1 Can be written only when channel $x$ disables ( $\mathrm{T} 1 \mathrm{CCxE}=0$ and $\mathrm{T} 1 \mathrm{CCxNE}=0$ ).
    2 Can be written only when channel $x$ disables (T1CCxE=0 and T1CCxNE=0).

[^10]:    ${ }^{3}$ Can be written only when channel $x$ is closed (T1CCxE=0 and T1CCxNE=0).

[^11]:    4 When the break input is valid, this bit will be cleared by hardware asynchronously.

[^12]:    5 The LOCK bit can only be written once after system reset, and once it is written, its content will be remain unchanged until reset.

[^13]:    ${ }^{6}$ The software is set to 1 , and the hardware is automatically cleared to 0 .
    7 Write ' 1 ' to clear, and writing ' 0 ' has no effect on the bit value.. It is recommended that only STR and MOVWI instructions be used for write operations, not BSR or IOR instructions.

[^14]:    8 Writable only when channel $x$ is disabled (ie T2CCxE $=0$ ), $x=1,2,3$.

[^15]:    9 Writable only when channel $x$ is disabled (ie $\operatorname{T2CCxE}=0), x=1,2,3$.

[^16]:    10 Writable only when channel $x$ is disabled (ie T2CCxE $=0$ ), $x=1,2,3$.

[^17]:    11 Set to 1 by software, auto clear by hardware.
    ${ }^{12}$ Write ' 1 ' to clear, and writing '0' has no effect on the bit value. It is recommended to only use the STR and MOVWI instructions for Write operations, rather than the BSR or IOR instructions.

[^18]:    13 Set to 1 by software, auto clear by hardware.
    14 Write ' 1 ' to clear, and writing '0' has no effect on the bit value. It is recommended to use only STR and MOVWI instructions for Write operation, not BSR or IOR instructions.

[^19]:    1 Write ' 1 ' to clear, and writing '0' has no effect on the bit value. It is recommended to only execute the STR and MOVWI instructions for write operations, rather than the BSR or IOR instructions .

[^20]:    ${ }^{2}$ Set to 1 by software, auto clear by hardware.

[^21]:    ${ }^{3}$ Write ' 1 ' to clear, and writing '0' has no effect on the bit value. It is recommended to execute only STR and MOVWI instructions for write operations, rather than BSR or IOR instructions.

[^22]:    4 Write ' 0 ' to clear, and writing ' 1 ' has no effect on the bit value.

[^23]:    5 Automatically cleared by hardware when writing DR or ENABLE $=0$.
    6 Automatically cleared by hardware when I2CSR1 is read or ENABLE $=0$.

[^24]:    7 Write 0 to clear, or hardware automatically clears when ENABLE $=0$.

[^25]:    8 Write ' 0 ' to clear, and writing ' 1 ' has no effect on the bit value.
    9 USART received broken frame, framing error, parity error, receive overflow error status.

[^26]:    10 Write ' 1 ' to clear, and writing '0' has no effect on the bit value. It is recommended to only execute the STR and MOVWI instructions for write operations, rather than the BSR or IOR instructions .

[^27]:    1 During a write cycle ( see $\mathrm{T}_{\text {write-eeprom }}$ and $\mathrm{T}_{\text {write-prom }}$ ), this register is not writable.

[^28]:    ${ }^{2}$ Write 1 to clear, and writing ' 0 ' has no effect on the bit value. It is recommended to only use the STR and MOVWI instructions for write operations, rather than the BSR or IOR instructions .

[^29]:    1 This register is still readable and writable when $\operatorname{ADCEN}=0$.

[^30]:    2 Write 1 to clear, and writing '0' has no effect on the bit value. It is recommended to only use the STR and MOVWI instructions for write operations, rather than the BSR or IOR instructions .

[^31]:    1 Write ' 0 ' to clear, and writing ' 1 ' has no effect on the bit value.

[^32]:    2 Write ' 0 ' to clear, and writing ' 1 ' has no effect on the bit value.

[^33]:    1 Writable when $\operatorname{ENABLE}=0$.

[^34]:    ${ }^{2}$ Writable when $\operatorname{ENABLE}=0$.

[^35]:    ${ }^{3}$ Auto clear when writing DR or ENABLE $=0$

[^36]:    4 Automatically cleared by hardware when I2CSR1 is read or ENABLE $=0$.
    5 Write 0 to clear, or automatically cleared by hardware when ENABLE $=0$.

[^37]:    1 Write ' 0 ' to clear, and writing ' 1 ' has no effect on the bit value.

[^38]:    * Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. Fremont Micro Devices Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of Fremont Micro Devices Corporation. The FMD logo is a registered trademark of Fremont Micro Devices Corporation. All other names are the property of their respective owners.

